Commit History

Author SHA1 Message Date
  Michael Buesch 1dd232c089 Add generator test 1 year ago
  Michael Buesch 64117d9547 Bump version 1 year ago
  Michael Buesch 7e1173cb19 Keep local ref to P 1 year ago
  Michael Buesch 91fafc4a55 Move test code to own file and don't import in normal runs 1 year ago
  Michael Buesch 18c98d5f62 Argument cleanups 1 year ago
  Michael Buesch 07414e97b3 Hide test mode 1 year ago
  Michael Buesch dde6791dac Update release script 1 year ago
  Michael Buesch d86ef9f170 Use setuptools instead of distutils 1 year ago
  Michael Buesch e11d32169f Readme: Update name spelling 1 year ago
  Michael Buesch d03234621a Readme: Add HDL code license 1 year ago
  Michael Buesch 13c1a79647 Update Readme 1 year ago
  Michael Buesch 56986e2db4 Bump version 2 years ago
  Michael Buesch 4f2a2f648c Unify indentation among all supported languages 2 years ago
  Michael Buesch b420326d54 Don't generate trailing comma in Verilog module parameter list 2 years ago
  Michael Buesch c2f1431dea Bump version 2 years ago
  Michael Buesch 7843ea9702 Add examples to Readme 2 years ago
  Michael Buesch 804da5ded3 Fix release script 2 years ago
  Michael Buesch 6af398eca5 setup: Update keywords 2 years ago
  Michael Buesch d4496951ff Rename main module to libcrcgen 2 years ago
  Michael Buesch 9d3f8b3013 Fix VHDL bits 2 years ago
  Michael Buesch a8109841b2 Print language in header 2 years ago
  Michael Buesch e48104e66d Reorder options 2 years ago
  Michael Buesch 628df645d7 Simplify generated Python code 2 years ago
  Michael Buesch 754c08730e generator: Add VHDL support 2 years ago
  Michael Buesch fced163590 generator: Frequently run the optimization. 2 years ago
  Michael Buesch f8d23140cf Convert everything to f-strings 2 years ago
  Michael Buesch 495634c26c generator: Add MyHDL support 2 years ago
  Michael Buesch eaa5d091b7 Update release script 2 years ago
  Michael Buesch af2cec8517 Bump version 2 years ago
  Michael Buesch 10ddae1162 Add link to generated header 2 years ago