Willy Sudiarto Raharjo 48fbd653f5 academic/verilog: Fix download url. %!s(int64=2) %!d(string=hai) anos
..
README 9a5f389f29 academic/verilog: Fix README. %!s(int64=4) %!d(string=hai) anos
slack-desc 610e8461bb various: Fix slack-desc formatting and comment nit picks. %!s(int64=11) %!d(string=hai) anos
verilog.SlackBuild b66b94d5ec academic/verilog: Updated for version 11.0. %!s(int64=2) %!d(string=hai) anos
verilog.info 48fbd653f5 academic/verilog: Fix download url. %!s(int64=2) %!d(string=hai) anos

README

Icarus Verilog is a Verilog simulation and synthesis tool. It operates
as a compiler, compiling source code written in Verilog (IEEE-1364)
into some target format. For batch simulation, the compiler can
generate an intermediate form called vvp assembly. This intermediate
form is executed by the 'vvp' command. For synthesis, the compiler
generates netlists in the desired format.