wm8994-irq.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. /*
  2. * wm8994-irq.c -- Interrupt controller support for Wolfson WM8994
  3. *
  4. * Copyright 2010 Wolfson Microelectronics PLC.
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/module.h>
  16. #include <linux/i2c.h>
  17. #include <linux/irq.h>
  18. #include <linux/mfd/core.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/mfd/wm8994/core.h>
  21. #include <linux/mfd/wm8994/registers.h>
  22. #include <linux/delay.h>
  23. struct wm8994_irq_data {
  24. int reg;
  25. int mask;
  26. };
  27. static struct wm8994_irq_data wm8994_irqs[] = {
  28. [WM8994_IRQ_TEMP_SHUT] = {
  29. .reg = 2,
  30. .mask = WM8994_TEMP_SHUT_EINT,
  31. },
  32. [WM8994_IRQ_MIC1_DET] = {
  33. .reg = 2,
  34. .mask = WM8994_MIC1_DET_EINT,
  35. },
  36. [WM8994_IRQ_MIC1_SHRT] = {
  37. .reg = 2,
  38. .mask = WM8994_MIC1_SHRT_EINT,
  39. },
  40. [WM8994_IRQ_MIC2_DET] = {
  41. .reg = 2,
  42. .mask = WM8994_MIC2_DET_EINT,
  43. },
  44. [WM8994_IRQ_MIC2_SHRT] = {
  45. .reg = 2,
  46. .mask = WM8994_MIC2_SHRT_EINT,
  47. },
  48. [WM8994_IRQ_FLL1_LOCK] = {
  49. .reg = 2,
  50. .mask = WM8994_FLL1_LOCK_EINT,
  51. },
  52. [WM8994_IRQ_FLL2_LOCK] = {
  53. .reg = 2,
  54. .mask = WM8994_FLL2_LOCK_EINT,
  55. },
  56. [WM8994_IRQ_SRC1_LOCK] = {
  57. .reg = 2,
  58. .mask = WM8994_SRC1_LOCK_EINT,
  59. },
  60. [WM8994_IRQ_SRC2_LOCK] = {
  61. .reg = 2,
  62. .mask = WM8994_SRC2_LOCK_EINT,
  63. },
  64. [WM8994_IRQ_AIF1DRC1_SIG_DET] = {
  65. .reg = 2,
  66. .mask = WM8994_AIF1DRC1_SIG_DET,
  67. },
  68. [WM8994_IRQ_AIF1DRC2_SIG_DET] = {
  69. .reg = 2,
  70. .mask = WM8994_AIF1DRC2_SIG_DET_EINT,
  71. },
  72. [WM8994_IRQ_AIF2DRC_SIG_DET] = {
  73. .reg = 2,
  74. .mask = WM8994_AIF2DRC_SIG_DET_EINT,
  75. },
  76. [WM8994_IRQ_FIFOS_ERR] = {
  77. .reg = 2,
  78. .mask = WM8994_FIFOS_ERR_EINT,
  79. },
  80. [WM8994_IRQ_WSEQ_DONE] = {
  81. .reg = 2,
  82. .mask = WM8994_WSEQ_DONE_EINT,
  83. },
  84. [WM8994_IRQ_DCS_DONE] = {
  85. .reg = 2,
  86. .mask = WM8994_DCS_DONE_EINT,
  87. },
  88. [WM8994_IRQ_TEMP_WARN] = {
  89. .reg = 2,
  90. .mask = WM8994_TEMP_WARN_EINT,
  91. },
  92. [WM8994_IRQ_GPIO(1)] = {
  93. .reg = 1,
  94. .mask = WM8994_GP1_EINT,
  95. },
  96. [WM8994_IRQ_GPIO(2)] = {
  97. .reg = 1,
  98. .mask = WM8994_GP2_EINT,
  99. },
  100. [WM8994_IRQ_GPIO(3)] = {
  101. .reg = 1,
  102. .mask = WM8994_GP3_EINT,
  103. },
  104. [WM8994_IRQ_GPIO(4)] = {
  105. .reg = 1,
  106. .mask = WM8994_GP4_EINT,
  107. },
  108. [WM8994_IRQ_GPIO(5)] = {
  109. .reg = 1,
  110. .mask = WM8994_GP5_EINT,
  111. },
  112. [WM8994_IRQ_GPIO(6)] = {
  113. .reg = 1,
  114. .mask = WM8994_GP6_EINT,
  115. },
  116. [WM8994_IRQ_GPIO(7)] = {
  117. .reg = 1,
  118. .mask = WM8994_GP7_EINT,
  119. },
  120. [WM8994_IRQ_GPIO(8)] = {
  121. .reg = 1,
  122. .mask = WM8994_GP8_EINT,
  123. },
  124. [WM8994_IRQ_GPIO(9)] = {
  125. .reg = 1,
  126. .mask = WM8994_GP8_EINT,
  127. },
  128. [WM8994_IRQ_GPIO(10)] = {
  129. .reg = 1,
  130. .mask = WM8994_GP10_EINT,
  131. },
  132. [WM8994_IRQ_GPIO(11)] = {
  133. .reg = 1,
  134. .mask = WM8994_GP11_EINT,
  135. },
  136. };
  137. static inline int irq_data_to_status_reg(struct wm8994_irq_data *irq_data)
  138. {
  139. return WM8994_INTERRUPT_STATUS_1 - 1 + irq_data->reg;
  140. }
  141. static inline int irq_data_to_mask_reg(struct wm8994_irq_data *irq_data)
  142. {
  143. return WM8994_INTERRUPT_STATUS_1_MASK - 1 + irq_data->reg;
  144. }
  145. static inline struct wm8994_irq_data *irq_to_wm8994_irq(struct wm8994 *wm8994,
  146. int irq)
  147. {
  148. return &wm8994_irqs[irq - wm8994->irq_base];
  149. }
  150. static void wm8994_irq_lock(struct irq_data *data)
  151. {
  152. struct wm8994 *wm8994 = irq_data_get_irq_chip_data(data);
  153. mutex_lock(&wm8994->irq_lock);
  154. }
  155. static void wm8994_irq_sync_unlock(struct irq_data *data)
  156. {
  157. struct wm8994 *wm8994 = irq_data_get_irq_chip_data(data);
  158. int i;
  159. for (i = 0; i < ARRAY_SIZE(wm8994->irq_masks_cur); i++) {
  160. /* If there's been a change in the mask write it back
  161. * to the hardware. */
  162. if (wm8994->irq_masks_cur[i] != wm8994->irq_masks_cache[i]) {
  163. wm8994->irq_masks_cache[i] = wm8994->irq_masks_cur[i];
  164. wm8994_reg_write(wm8994,
  165. WM8994_INTERRUPT_STATUS_1_MASK + i,
  166. wm8994->irq_masks_cur[i]);
  167. }
  168. }
  169. mutex_unlock(&wm8994->irq_lock);
  170. }
  171. static void wm8994_irq_enable(struct irq_data *data)
  172. {
  173. struct wm8994 *wm8994 = irq_data_get_irq_chip_data(data);
  174. struct wm8994_irq_data *irq_data = irq_to_wm8994_irq(wm8994,
  175. data->irq);
  176. wm8994->irq_masks_cur[irq_data->reg - 1] &= ~irq_data->mask;
  177. }
  178. static void wm8994_irq_disable(struct irq_data *data)
  179. {
  180. struct wm8994 *wm8994 = irq_data_get_irq_chip_data(data);
  181. struct wm8994_irq_data *irq_data = irq_to_wm8994_irq(wm8994,
  182. data->irq);
  183. wm8994->irq_masks_cur[irq_data->reg - 1] |= irq_data->mask;
  184. }
  185. static struct irq_chip wm8994_irq_chip = {
  186. .name = "wm8994",
  187. .irq_bus_lock = wm8994_irq_lock,
  188. .irq_bus_sync_unlock = wm8994_irq_sync_unlock,
  189. .irq_disable = wm8994_irq_disable,
  190. .irq_enable = wm8994_irq_enable,
  191. };
  192. /* The processing of the primary interrupt occurs in a thread so that
  193. * we can interact with the device over I2C or SPI. */
  194. static irqreturn_t wm8994_irq_thread(int irq, void *data)
  195. {
  196. struct wm8994 *wm8994 = data;
  197. unsigned int i;
  198. u16 status[WM8994_NUM_IRQ_REGS];
  199. int ret;
  200. ret = wm8994_bulk_read(wm8994, WM8994_INTERRUPT_STATUS_1,
  201. WM8994_NUM_IRQ_REGS, status);
  202. if (ret < 0) {
  203. dev_err(wm8994->dev, "Failed to read interrupt status: %d\n",
  204. ret);
  205. return IRQ_NONE;
  206. }
  207. /* Bit swap and apply masking */
  208. for (i = 0; i < WM8994_NUM_IRQ_REGS; i++) {
  209. status[i] = be16_to_cpu(status[i]);
  210. status[i] &= ~wm8994->irq_masks_cur[i];
  211. }
  212. /* Report */
  213. for (i = 0; i < ARRAY_SIZE(wm8994_irqs); i++) {
  214. if (status[wm8994_irqs[i].reg - 1] & wm8994_irqs[i].mask)
  215. handle_nested_irq(wm8994->irq_base + i);
  216. }
  217. /* Ack any unmasked IRQs */
  218. for (i = 0; i < ARRAY_SIZE(status); i++) {
  219. if (status[i])
  220. wm8994_reg_write(wm8994, WM8994_INTERRUPT_STATUS_1 + i,
  221. status[i]);
  222. }
  223. return IRQ_HANDLED;
  224. }
  225. int wm8994_irq_init(struct wm8994 *wm8994)
  226. {
  227. int i, cur_irq, ret;
  228. mutex_init(&wm8994->irq_lock);
  229. /* Mask the individual interrupt sources */
  230. for (i = 0; i < ARRAY_SIZE(wm8994->irq_masks_cur); i++) {
  231. wm8994->irq_masks_cur[i] = 0xffff;
  232. wm8994->irq_masks_cache[i] = 0xffff;
  233. wm8994_reg_write(wm8994, WM8994_INTERRUPT_STATUS_1_MASK + i,
  234. 0xffff);
  235. }
  236. if (!wm8994->irq) {
  237. dev_warn(wm8994->dev,
  238. "No interrupt specified, no interrupts\n");
  239. wm8994->irq_base = 0;
  240. return 0;
  241. }
  242. if (!wm8994->irq_base) {
  243. dev_err(wm8994->dev,
  244. "No interrupt base specified, no interrupts\n");
  245. return 0;
  246. }
  247. /* Register them with genirq */
  248. for (cur_irq = wm8994->irq_base;
  249. cur_irq < ARRAY_SIZE(wm8994_irqs) + wm8994->irq_base;
  250. cur_irq++) {
  251. irq_set_chip_data(cur_irq, wm8994);
  252. irq_set_chip_and_handler(cur_irq, &wm8994_irq_chip,
  253. handle_edge_irq);
  254. irq_set_nested_thread(cur_irq, 1);
  255. /* ARM needs us to explicitly flag the IRQ as valid
  256. * and will set them noprobe when we do so. */
  257. #ifdef CONFIG_ARM
  258. set_irq_flags(cur_irq, IRQF_VALID);
  259. #else
  260. irq_set_noprobe(cur_irq);
  261. #endif
  262. }
  263. ret = request_threaded_irq(wm8994->irq, NULL, wm8994_irq_thread,
  264. IRQF_TRIGGER_HIGH | IRQF_ONESHOT,
  265. "wm8994", wm8994);
  266. if (ret != 0) {
  267. dev_err(wm8994->dev, "Failed to request IRQ %d: %d\n",
  268. wm8994->irq, ret);
  269. return ret;
  270. }
  271. /* Enable top level interrupt if it was masked */
  272. wm8994_reg_write(wm8994, WM8994_INTERRUPT_CONTROL, 0);
  273. return 0;
  274. }
  275. void wm8994_irq_exit(struct wm8994 *wm8994)
  276. {
  277. if (wm8994->irq)
  278. free_irq(wm8994->irq, wm8994);
  279. }