s3c2443.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /* linux/arch/arm/mach-s3c2443/s3c2443.c
  2. *
  3. * Copyright (c) 2007 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * Samsung S3C2443 Mobile CPU support
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/types.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/list.h>
  16. #include <linux/timer.h>
  17. #include <linux/init.h>
  18. #include <linux/gpio.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/sysdev.h>
  22. #include <linux/clk.h>
  23. #include <linux/io.h>
  24. #include <asm/mach/arch.h>
  25. #include <asm/mach/map.h>
  26. #include <asm/mach/irq.h>
  27. #include <mach/hardware.h>
  28. #include <asm/irq.h>
  29. #include <mach/regs-s3c2443-clock.h>
  30. #include <mach/reset.h>
  31. #include <plat/gpio-core.h>
  32. #include <plat/gpio-cfg.h>
  33. #include <plat/gpio-cfg-helpers.h>
  34. #include <plat/s3c2443.h>
  35. #include <plat/devs.h>
  36. #include <plat/cpu.h>
  37. #include <plat/fb-core.h>
  38. #include <plat/nand-core.h>
  39. static struct map_desc s3c2443_iodesc[] __initdata = {
  40. IODESC_ENT(WATCHDOG),
  41. IODESC_ENT(CLKPWR),
  42. IODESC_ENT(TIMER),
  43. };
  44. struct sysdev_class s3c2443_sysclass = {
  45. .name = "s3c2443-core",
  46. };
  47. static struct sys_device s3c2443_sysdev = {
  48. .cls = &s3c2443_sysclass,
  49. };
  50. static void s3c2443_hard_reset(void)
  51. {
  52. __raw_writel(S3C2443_SWRST_RESET, S3C2443_SWRST);
  53. }
  54. int __init s3c2443_init(void)
  55. {
  56. printk("S3C2443: Initialising architecture\n");
  57. s3c24xx_reset_hook = s3c2443_hard_reset;
  58. s3c_nand_setname("s3c2412-nand");
  59. s3c_fb_setname("s3c2443-fb");
  60. /* change WDT IRQ number */
  61. s3c_device_wdt.resource[1].start = IRQ_S3C2443_WDT;
  62. s3c_device_wdt.resource[1].end = IRQ_S3C2443_WDT;
  63. return sysdev_register(&s3c2443_sysdev);
  64. }
  65. void __init s3c2443_init_uarts(struct s3c2410_uartcfg *cfg, int no)
  66. {
  67. s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no);
  68. }
  69. /* s3c2443_map_io
  70. *
  71. * register the standard cpu IO areas, and any passed in from the
  72. * machine specific initialisation.
  73. */
  74. void __init s3c2443_map_io(void)
  75. {
  76. s3c24xx_gpiocfg_default.set_pull = s3c_gpio_setpull_s3c2443;
  77. s3c24xx_gpiocfg_default.get_pull = s3c_gpio_getpull_s3c2443;
  78. iotable_init(s3c2443_iodesc, ARRAY_SIZE(s3c2443_iodesc));
  79. }
  80. /* need to register class before we actually register the device, and
  81. * we also need to ensure that it has been initialised before any of the
  82. * drivers even try to use it (even if not on an s3c2443 based system)
  83. * as a driver which may support both 2443 and 2440 may try and use it.
  84. */
  85. static int __init s3c2443_core_init(void)
  86. {
  87. return sysdev_class_register(&s3c2443_sysclass);
  88. }
  89. core_initcall(s3c2443_core_init);