head.S 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551
  1. /*
  2. * Copyright IBM Corp. 1999,2010
  3. *
  4. * Author(s): Hartmut Penner <hp@de.ibm.com>
  5. * Martin Schwidefsky <schwidefsky@de.ibm.com>
  6. * Rob van der Heij <rvdhei@iae.nl>
  7. * Heiko Carstens <heiko.carstens@de.ibm.com>
  8. *
  9. * There are 5 different IPL methods
  10. * 1) load the image directly into ram at address 0 and do an PSW restart
  11. * 2) linload will load the image from address 0x10000 to memory 0x10000
  12. * and start the code thru LPSW 0x0008000080010000 (VM only, deprecated)
  13. * 3) generate the tape ipl header, store the generated image on a tape
  14. * and ipl from it
  15. * In case of SL tape you need to IPL 5 times to get past VOL1 etc
  16. * 4) generate the vm reader ipl header, move the generated image to the
  17. * VM reader (use option NOH!) and do a ipl from reader (VM only)
  18. * 5) direct call of start by the SALIPL loader
  19. * We use the cpuid to distinguish between VM and native ipl
  20. * params for kernel are pushed to 0x10400 (see setup.h)
  21. *
  22. */
  23. #include <linux/init.h>
  24. #include <asm/asm-offsets.h>
  25. #include <asm/thread_info.h>
  26. #include <asm/page.h>
  27. #ifdef CONFIG_64BIT
  28. #define ARCH_OFFSET 4
  29. #else
  30. #define ARCH_OFFSET 0
  31. #endif
  32. __HEAD
  33. #ifndef CONFIG_IPL
  34. .org 0
  35. .long 0x00080000,0x80000000+startup # Just a restart PSW
  36. #else
  37. #ifdef CONFIG_IPL_TAPE
  38. #define IPL_BS 1024
  39. .org 0
  40. .long 0x00080000,0x80000000+iplstart # The first 24 bytes are loaded
  41. .long 0x27000000,0x60000001 # by ipl to addresses 0-23.
  42. .long 0x02000000,0x20000000+IPL_BS # (a PSW and two CCWs).
  43. .long 0x00000000,0x00000000 # external old psw
  44. .long 0x00000000,0x00000000 # svc old psw
  45. .long 0x00000000,0x00000000 # program check old psw
  46. .long 0x00000000,0x00000000 # machine check old psw
  47. .long 0x00000000,0x00000000 # io old psw
  48. .long 0x00000000,0x00000000
  49. .long 0x00000000,0x00000000
  50. .long 0x00000000,0x00000000
  51. .long 0x000a0000,0x00000058 # external new psw
  52. .long 0x000a0000,0x00000060 # svc new psw
  53. .long 0x000a0000,0x00000068 # program check new psw
  54. .long 0x000a0000,0x00000070 # machine check new psw
  55. .long 0x00080000,0x80000000+.Lioint # io new psw
  56. .org 0x100
  57. #
  58. # subroutine for loading from tape
  59. # Parameters:
  60. # R1 = device number
  61. # R2 = load address
  62. .Lloader:
  63. st %r14,.Lldret
  64. la %r3,.Lorbread # r3 = address of orb
  65. la %r5,.Lirb # r5 = address of irb
  66. st %r2,.Lccwread+4 # initialize CCW data addresses
  67. lctl %c6,%c6,.Lcr6
  68. slr %r2,%r2
  69. .Lldlp:
  70. la %r6,3 # 3 retries
  71. .Lssch:
  72. ssch 0(%r3) # load chunk of IPL_BS bytes
  73. bnz .Llderr
  74. .Lw4end:
  75. bas %r14,.Lwait4io
  76. tm 8(%r5),0x82 # do we have a problem ?
  77. bnz .Lrecov
  78. slr %r7,%r7
  79. icm %r7,3,10(%r5) # get residual count
  80. lcr %r7,%r7
  81. la %r7,IPL_BS(%r7) # IPL_BS-residual=#bytes read
  82. ar %r2,%r7 # add to total size
  83. tm 8(%r5),0x01 # found a tape mark ?
  84. bnz .Ldone
  85. l %r0,.Lccwread+4 # update CCW data addresses
  86. ar %r0,%r7
  87. st %r0,.Lccwread+4
  88. b .Lldlp
  89. .Ldone:
  90. l %r14,.Lldret
  91. br %r14 # r2 contains the total size
  92. .Lrecov:
  93. bas %r14,.Lsense # do the sensing
  94. bct %r6,.Lssch # dec. retry count & branch
  95. b .Llderr
  96. #
  97. # Sense subroutine
  98. #
  99. .Lsense:
  100. st %r14,.Lsnsret
  101. la %r7,.Lorbsense
  102. ssch 0(%r7) # start sense command
  103. bnz .Llderr
  104. bas %r14,.Lwait4io
  105. l %r14,.Lsnsret
  106. tm 8(%r5),0x82 # do we have a problem ?
  107. bnz .Llderr
  108. br %r14
  109. #
  110. # Wait for interrupt subroutine
  111. #
  112. .Lwait4io:
  113. lpsw .Lwaitpsw
  114. .Lioint:
  115. c %r1,0xb8 # compare subchannel number
  116. bne .Lwait4io
  117. tsch 0(%r5)
  118. slr %r0,%r0
  119. tm 8(%r5),0x82 # do we have a problem ?
  120. bnz .Lwtexit
  121. tm 8(%r5),0x04 # got device end ?
  122. bz .Lwait4io
  123. .Lwtexit:
  124. br %r14
  125. .Llderr:
  126. lpsw .Lcrash
  127. .align 8
  128. .Lorbread:
  129. .long 0x00000000,0x0080ff00,.Lccwread
  130. .align 8
  131. .Lorbsense:
  132. .long 0x00000000,0x0080ff00,.Lccwsense
  133. .align 8
  134. .Lccwread:
  135. .long 0x02200000+IPL_BS,0x00000000
  136. .Lccwsense:
  137. .long 0x04200001,0x00000000
  138. .Lwaitpsw:
  139. .long 0x020a0000,0x80000000+.Lioint
  140. .Lirb: .long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
  141. .Lcr6: .long 0xff000000
  142. .align 8
  143. .Lcrash:.long 0x000a0000,0x00000000
  144. .Lldret:.long 0
  145. .Lsnsret: .long 0
  146. #endif /* CONFIG_IPL_TAPE */
  147. #ifdef CONFIG_IPL_VM
  148. #define IPL_BS 0x730
  149. .org 0
  150. .long 0x00080000,0x80000000+iplstart # The first 24 bytes are loaded
  151. .long 0x02000018,0x60000050 # by ipl to addresses 0-23.
  152. .long 0x02000068,0x60000050 # (a PSW and two CCWs).
  153. .fill 80-24,1,0x40 # bytes 24-79 are discarded !!
  154. .long 0x020000f0,0x60000050 # The next 160 byte are loaded
  155. .long 0x02000140,0x60000050 # to addresses 0x18-0xb7
  156. .long 0x02000190,0x60000050 # They form the continuation
  157. .long 0x020001e0,0x60000050 # of the CCW program started
  158. .long 0x02000230,0x60000050 # by ipl and load the range
  159. .long 0x02000280,0x60000050 # 0x0f0-0x730 from the image
  160. .long 0x020002d0,0x60000050 # to the range 0x0f0-0x730
  161. .long 0x02000320,0x60000050 # in memory. At the end of
  162. .long 0x02000370,0x60000050 # the channel program the PSW
  163. .long 0x020003c0,0x60000050 # at location 0 is loaded.
  164. .long 0x02000410,0x60000050 # Initial processing starts
  165. .long 0x02000460,0x60000050 # at 0xf0 = iplstart.
  166. .long 0x020004b0,0x60000050
  167. .long 0x02000500,0x60000050
  168. .long 0x02000550,0x60000050
  169. .long 0x020005a0,0x60000050
  170. .long 0x020005f0,0x60000050
  171. .long 0x02000640,0x60000050
  172. .long 0x02000690,0x60000050
  173. .long 0x020006e0,0x20000050
  174. .org 0xf0
  175. #
  176. # subroutine for loading cards from the reader
  177. #
  178. .Lloader:
  179. la %r3,.Lorb # r2 = address of orb into r2
  180. la %r5,.Lirb # r4 = address of irb
  181. la %r6,.Lccws
  182. la %r7,20
  183. .Linit:
  184. st %r2,4(%r6) # initialize CCW data addresses
  185. la %r2,0x50(%r2)
  186. la %r6,8(%r6)
  187. bct 7,.Linit
  188. lctl %c6,%c6,.Lcr6 # set IO subclass mask
  189. slr %r2,%r2
  190. .Lldlp:
  191. ssch 0(%r3) # load chunk of 1600 bytes
  192. bnz .Llderr
  193. .Lwait4irq:
  194. mvc 0x78(8),.Lnewpsw # set up IO interrupt psw
  195. lpsw .Lwaitpsw
  196. .Lioint:
  197. c %r1,0xb8 # compare subchannel number
  198. bne .Lwait4irq
  199. tsch 0(%r5)
  200. slr %r0,%r0
  201. ic %r0,8(%r5) # get device status
  202. chi %r0,8 # channel end ?
  203. be .Lcont
  204. chi %r0,12 # channel end + device end ?
  205. be .Lcont
  206. l %r0,4(%r5)
  207. s %r0,8(%r3) # r0/8 = number of ccws executed
  208. mhi %r0,10 # *10 = number of bytes in ccws
  209. lh %r3,10(%r5) # get residual count
  210. sr %r0,%r3 # #ccws*80-residual=#bytes read
  211. ar %r2,%r0
  212. br %r14 # r2 contains the total size
  213. .Lcont:
  214. ahi %r2,0x640 # add 0x640 to total size
  215. la %r6,.Lccws
  216. la %r7,20
  217. .Lincr:
  218. l %r0,4(%r6) # update CCW data addresses
  219. ahi %r0,0x640
  220. st %r0,4(%r6)
  221. ahi %r6,8
  222. bct 7,.Lincr
  223. b .Lldlp
  224. .Llderr:
  225. lpsw .Lcrash
  226. .align 8
  227. .Lorb: .long 0x00000000,0x0080ff00,.Lccws
  228. .Lirb: .long 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
  229. .Lcr6: .long 0xff000000
  230. .Lloadp:.long 0,0
  231. .align 8
  232. .Lcrash:.long 0x000a0000,0x00000000
  233. .Lnewpsw:
  234. .long 0x00080000,0x80000000+.Lioint
  235. .Lwaitpsw:
  236. .long 0x020a0000,0x80000000+.Lioint
  237. .align 8
  238. .Lccws: .rept 19
  239. .long 0x02600050,0x00000000
  240. .endr
  241. .long 0x02200050,0x00000000
  242. #endif /* CONFIG_IPL_VM */
  243. iplstart:
  244. lh %r1,0xb8 # test if subchannel number
  245. bct %r1,.Lnoload # is valid
  246. l %r1,0xb8 # load ipl subchannel number
  247. la %r2,IPL_BS # load start address
  248. bas %r14,.Lloader # load rest of ipl image
  249. l %r12,.Lparm # pointer to parameter area
  250. st %r1,IPL_DEVICE+ARCH_OFFSET-PARMAREA(%r12) # save ipl device number
  251. #
  252. # load parameter file from ipl device
  253. #
  254. .Lagain1:
  255. l %r2,.Linitrd # ramdisk loc. is temp
  256. bas %r14,.Lloader # load parameter file
  257. ltr %r2,%r2 # got anything ?
  258. bz .Lnopf
  259. chi %r2,895
  260. bnh .Lnotrunc
  261. la %r2,895
  262. .Lnotrunc:
  263. l %r4,.Linitrd
  264. clc 0(3,%r4),.L_hdr # if it is HDRx
  265. bz .Lagain1 # skip dataset header
  266. clc 0(3,%r4),.L_eof # if it is EOFx
  267. bz .Lagain1 # skip dateset trailer
  268. la %r5,0(%r4,%r2)
  269. lr %r3,%r2
  270. la %r3,COMMAND_LINE-PARMAREA(%r12) # load adr. of command line
  271. mvc 0(256,%r3),0(%r4)
  272. mvc 256(256,%r3),256(%r4)
  273. mvc 512(256,%r3),512(%r4)
  274. mvc 768(122,%r3),768(%r4)
  275. slr %r0,%r0
  276. b .Lcntlp
  277. .Ldelspc:
  278. ic %r0,0(%r2,%r3)
  279. chi %r0,0x20 # is it a space ?
  280. be .Lcntlp
  281. ahi %r2,1
  282. b .Leolp
  283. .Lcntlp:
  284. brct %r2,.Ldelspc
  285. .Leolp:
  286. slr %r0,%r0
  287. stc %r0,0(%r2,%r3) # terminate buffer
  288. .Lnopf:
  289. #
  290. # load ramdisk from ipl device
  291. #
  292. .Lagain2:
  293. l %r2,.Linitrd # addr of ramdisk
  294. st %r2,INITRD_START+ARCH_OFFSET-PARMAREA(%r12)
  295. bas %r14,.Lloader # load ramdisk
  296. st %r2,INITRD_SIZE+ARCH_OFFSET-PARMAREA(%r12) # store size of rd
  297. ltr %r2,%r2
  298. bnz .Lrdcont
  299. st %r2,INITRD_START+ARCH_OFFSET-PARMAREA(%r12) # no ramdisk found
  300. .Lrdcont:
  301. l %r2,.Linitrd
  302. clc 0(3,%r2),.L_hdr # skip HDRx and EOFx
  303. bz .Lagain2
  304. clc 0(3,%r2),.L_eof
  305. bz .Lagain2
  306. #ifdef CONFIG_IPL_VM
  307. #
  308. # reset files in VM reader
  309. #
  310. stidp __LC_SAVE_AREA # store cpuid
  311. tm __LC_SAVE_AREA,0xff # running VM ?
  312. bno .Lnoreset
  313. la %r2,.Lreset
  314. lhi %r3,26
  315. diag %r2,%r3,8
  316. la %r5,.Lirb
  317. stsch 0(%r5) # check if irq is pending
  318. tm 30(%r5),0x0f # by verifying if any of the
  319. bnz .Lwaitforirq # activity or status control
  320. tm 31(%r5),0xff # bits is set in the schib
  321. bz .Lnoreset
  322. .Lwaitforirq:
  323. mvc 0x78(8),.Lrdrnewpsw # set up IO interrupt psw
  324. .Lwaitrdrirq:
  325. lpsw .Lrdrwaitpsw
  326. .Lrdrint:
  327. c %r1,0xb8 # compare subchannel number
  328. bne .Lwaitrdrirq
  329. la %r5,.Lirb
  330. tsch 0(%r5)
  331. .Lnoreset:
  332. b .Lnoload
  333. .align 8
  334. .Lrdrnewpsw:
  335. .long 0x00080000,0x80000000+.Lrdrint
  336. .Lrdrwaitpsw:
  337. .long 0x020a0000,0x80000000+.Lrdrint
  338. #endif
  339. #
  340. # everything loaded, go for it
  341. #
  342. .Lnoload:
  343. l %r1,.Lstartup
  344. br %r1
  345. .Linitrd:.long _end # default address of initrd
  346. .Lparm: .long PARMAREA
  347. .Lstartup: .long startup
  348. .Lreset:.byte 0xc3,0xc8,0xc1,0xd5,0xc7,0xc5,0x40,0xd9,0xc4,0xd9,0x40
  349. .byte 0xc1,0xd3,0xd3,0x40,0xd2,0xc5,0xc5,0xd7,0x40,0xd5,0xd6
  350. .byte 0xc8,0xd6,0xd3,0xc4 # "change rdr all keep nohold"
  351. .L_eof: .long 0xc5d6c600 /* C'EOF' */
  352. .L_hdr: .long 0xc8c4d900 /* C'HDR' */
  353. #endif /* CONFIG_IPL */
  354. #
  355. # SALIPL loader support. Based on a patch by Rob van der Heij.
  356. # This entry point is called directly from the SALIPL loader and
  357. # doesn't need a builtin ipl record.
  358. #
  359. .org 0x800
  360. .globl start
  361. start:
  362. stm %r0,%r15,0x07b0 # store registers
  363. basr %r12,%r0
  364. .base:
  365. l %r11,.parm
  366. l %r8,.cmd # pointer to command buffer
  367. ltr %r9,%r9 # do we have SALIPL parameters?
  368. bp .sk8x8
  369. mvc 0(64,%r8),0x00b0 # copy saved registers
  370. xc 64(240-64,%r8),0(%r8) # remainder of buffer
  371. tr 0(64,%r8),.lowcase
  372. b .gotr
  373. .sk8x8:
  374. mvc 0(240,%r8),0(%r9) # copy iplparms into buffer
  375. .gotr:
  376. slr %r0,%r0
  377. st %r0,INITRD_SIZE+ARCH_OFFSET-PARMAREA(%r11)
  378. st %r0,INITRD_START+ARCH_OFFSET-PARMAREA(%r11)
  379. j startup # continue with startup
  380. .cmd: .long COMMAND_LINE # address of command line buffer
  381. .parm: .long PARMAREA
  382. .lowcase:
  383. .byte 0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07
  384. .byte 0x08,0x09,0x0a,0x0b,0x0c,0x0d,0x0e,0x0f
  385. .byte 0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17
  386. .byte 0x18,0x19,0x1a,0x1b,0x1c,0x1d,0x1e,0x1f
  387. .byte 0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27
  388. .byte 0x28,0x29,0x2a,0x2b,0x2c,0x2d,0x2e,0x2f
  389. .byte 0x30,0x31,0x32,0x33,0x34,0x35,0x36,0x37
  390. .byte 0x38,0x39,0x3a,0x3b,0x3c,0x3d,0x3e,0x3f
  391. .byte 0x40,0x41,0x42,0x43,0x44,0x45,0x46,0x47
  392. .byte 0x48,0x49,0x4a,0x4b,0x4c,0x4d,0x4e,0x4f
  393. .byte 0x50,0x51,0x52,0x53,0x54,0x55,0x56,0x57
  394. .byte 0x58,0x59,0x5a,0x5b,0x5c,0x5d,0x5e,0x5f
  395. .byte 0x60,0x61,0x62,0x63,0x64,0x65,0x66,0x67
  396. .byte 0x68,0x69,0x6a,0x6b,0x6c,0x6d,0x6e,0x6f
  397. .byte 0x70,0x71,0x72,0x73,0x74,0x75,0x76,0x77
  398. .byte 0x78,0x79,0x7a,0x7b,0x7c,0x7d,0x7e,0x7f
  399. .byte 0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87
  400. .byte 0x88,0x89,0x8a,0x8b,0x8c,0x8d,0x8e,0x8f
  401. .byte 0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97
  402. .byte 0x98,0x99,0x9a,0x9b,0x9c,0x9d,0x9e,0x9f
  403. .byte 0xa0,0xa1,0xa2,0xa3,0xa4,0xa5,0xa6,0xa7
  404. .byte 0xa8,0xa9,0xaa,0xab,0xac,0xad,0xae,0xaf
  405. .byte 0xb0,0xb1,0xb2,0xb3,0xb4,0xb5,0xb6,0xb7
  406. .byte 0xb8,0xb9,0xba,0xbb,0xbc,0xbd,0xbe,0xbf
  407. .byte 0xc0,0x81,0x82,0x83,0x84,0x85,0x86,0x87 # .abcdefg
  408. .byte 0x88,0x89,0xca,0xcb,0xcc,0xcd,0xce,0xcf # hi
  409. .byte 0xd0,0x91,0x92,0x93,0x94,0x95,0x96,0x97 # .jklmnop
  410. .byte 0x98,0x99,0xda,0xdb,0xdc,0xdd,0xde,0xdf # qr
  411. .byte 0xe0,0xe1,0xa2,0xa3,0xa4,0xa5,0xa6,0xa7 # ..stuvwx
  412. .byte 0xa8,0xa9,0xea,0xeb,0xec,0xed,0xee,0xef # yz
  413. .byte 0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,0xf7
  414. .byte 0xf8,0xf9,0xfa,0xfb,0xfc,0xfd,0xfe,0xff
  415. #
  416. # startup-code at 0x10000, running in absolute addressing mode
  417. # this is called either by the ipl loader or directly by PSW restart
  418. # or linload or SALIPL
  419. #
  420. .org 0x10000
  421. .globl startup
  422. startup:
  423. basr %r13,0 # get base
  424. .LPG0:
  425. xc 0x200(256),0x200 # partially clear lowcore
  426. xc 0x300(256),0x300
  427. stck __LC_LAST_UPDATE_CLOCK
  428. spt 5f-.LPG0(%r13)
  429. mvc __LC_LAST_UPDATE_TIMER(8),5f-.LPG0(%r13)
  430. #ifndef CONFIG_MARCH_G5
  431. # check capabilities against MARCH_{G5,Z900,Z990,Z9_109,Z10}
  432. xc __LC_STFL_FAC_LIST(8),__LC_STFL_FAC_LIST
  433. .insn s,0xb2b10000,__LC_STFL_FAC_LIST # store facility list
  434. tm __LC_STFL_FAC_LIST,0x01 # stfle available ?
  435. jz 0f
  436. la %r0,0
  437. .insn s,0xb2b00000,__LC_STFL_FAC_LIST # store facility list extended
  438. 0: l %r0,__LC_STFL_FAC_LIST
  439. n %r0,2f+8-.LPG0(%r13)
  440. cl %r0,2f+8-.LPG0(%r13)
  441. jne 1f
  442. l %r0,__LC_STFL_FAC_LIST+4
  443. n %r0,2f+12-.LPG0(%r13)
  444. cl %r0,2f+12-.LPG0(%r13)
  445. je 3f
  446. 1: l %r15,.Lstack-.LPG0(%r13)
  447. ahi %r15,-96
  448. la %r2,.Lals_string-.LPG0(%r13)
  449. l %r3,.Lsclp_print-.LPG0(%r13)
  450. basr %r14,%r3
  451. lpsw 2f-.LPG0(%r13) # machine type not good enough, crash
  452. .Lals_string:
  453. .asciz "The Linux kernel requires more recent processor hardware"
  454. .Lsclp_print:
  455. .long _sclp_print_early
  456. .Lstack:
  457. .long 0x8000 + (1<<(PAGE_SHIFT+THREAD_ORDER))
  458. .align 16
  459. 2: .long 0x000a0000,0x8badcccc
  460. #if defined(CONFIG_64BIT)
  461. #if defined(CONFIG_MARCH_Z196)
  462. .long 0xc100efe3, 0xf46c0000
  463. #elif defined(CONFIG_MARCH_Z10)
  464. .long 0xc100efe3, 0xf0680000
  465. #elif defined(CONFIG_MARCH_Z9_109)
  466. .long 0xc100efc3, 0x00000000
  467. #elif defined(CONFIG_MARCH_Z990)
  468. .long 0xc0002000, 0x00000000
  469. #elif defined(CONFIG_MARCH_Z900)
  470. .long 0xc0000000, 0x00000000
  471. #endif
  472. #else
  473. #if defined(CONFIG_MARCH_Z196)
  474. .long 0x8100c880, 0x00000000
  475. #elif defined(CONFIG_MARCH_Z10)
  476. .long 0x8100c880, 0x00000000
  477. #elif defined(CONFIG_MARCH_Z9_109)
  478. .long 0x8100c880, 0x00000000
  479. #elif defined(CONFIG_MARCH_Z990)
  480. .long 0x80002000, 0x00000000
  481. #elif defined(CONFIG_MARCH_Z900)
  482. .long 0x80000000, 0x00000000
  483. #endif
  484. #endif
  485. 3:
  486. #endif
  487. #ifdef CONFIG_64BIT
  488. mvi __LC_AR_MODE_ID,1 # set esame flag
  489. slr %r0,%r0 # set cpuid to zero
  490. lhi %r1,2 # mode 2 = esame (dump)
  491. sigp %r1,%r0,0x12 # switch to esame mode
  492. sam64 # switch to 64 bit mode
  493. larl %r13,4f
  494. lmh %r0,%r15,0(%r13) # clear high-order half
  495. jg startup_continue
  496. 4: .fill 16,4,0x0
  497. #else
  498. mvi __LC_AR_MODE_ID,0 # set ESA flag (mode 0)
  499. l %r13,4f-.LPG0(%r13)
  500. b 0(%r13)
  501. .align 8
  502. 4: .long startup_continue
  503. #endif
  504. .align 8
  505. 5: .long 0x7fffffff,0xffffffff
  506. #
  507. # params at 10400 (setup.h)
  508. #
  509. .org PARMAREA
  510. .long 0,0 # IPL_DEVICE
  511. .long 0,0 # INITRD_START
  512. .long 0,0 # INITRD_SIZE
  513. .org COMMAND_LINE
  514. .byte "root=/dev/ram0 ro"
  515. .byte 0
  516. .org 0x11000