pci.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. /*
  2. * linux/arch/arm/mach-integrator/pci-integrator.c
  3. *
  4. * Copyright (C) 1999 ARM Limited
  5. * Copyright (C) 2000 Deep Blue Solutions Ltd
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  20. *
  21. *
  22. * PCI functions for Integrator
  23. */
  24. #include <linux/kernel.h>
  25. #include <linux/pci.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/init.h>
  28. #include <asm/irq.h>
  29. #include <asm/system.h>
  30. #include <asm/mach/pci.h>
  31. #include <asm/mach-types.h>
  32. /*
  33. * A small note about bridges and interrupts. The DECchip 21050 (and
  34. * later) adheres to the PCI-PCI bridge specification. This says that
  35. * the interrupts on the other side of a bridge are swizzled in the
  36. * following manner:
  37. *
  38. * Dev Interrupt Interrupt
  39. * Pin on Pin on
  40. * Device Connector
  41. *
  42. * 4 A A
  43. * B B
  44. * C C
  45. * D D
  46. *
  47. * 5 A B
  48. * B C
  49. * C D
  50. * D A
  51. *
  52. * 6 A C
  53. * B D
  54. * C A
  55. * D B
  56. *
  57. * 7 A D
  58. * B A
  59. * C B
  60. * D C
  61. *
  62. * Where A = pin 1, B = pin 2 and so on and pin=0 = default = A.
  63. * Thus, each swizzle is ((pin-1) + (device#-4)) % 4
  64. */
  65. /*
  66. * This routine handles multiple bridges.
  67. */
  68. static u8 __init integrator_swizzle(struct pci_dev *dev, u8 *pinp)
  69. {
  70. int pin = *pinp;
  71. if (pin == 0)
  72. pin = 1;
  73. while (dev->bus->self) {
  74. pin = pci_swizzle_interrupt_pin(dev, pin);
  75. /*
  76. * move up the chain of bridges, swizzling as we go.
  77. */
  78. dev = dev->bus->self;
  79. }
  80. *pinp = pin;
  81. return PCI_SLOT(dev->devfn);
  82. }
  83. static int irq_tab[4] __initdata = {
  84. IRQ_AP_PCIINT0, IRQ_AP_PCIINT1, IRQ_AP_PCIINT2, IRQ_AP_PCIINT3
  85. };
  86. /*
  87. * map the specified device/slot/pin to an IRQ. This works out such
  88. * that slot 9 pin 1 is INT0, pin 2 is INT1, and slot 10 pin 1 is INT1.
  89. */
  90. static int __init integrator_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
  91. {
  92. int intnr = ((slot - 9) + (pin - 1)) & 3;
  93. return irq_tab[intnr];
  94. }
  95. extern void pci_v3_init(void *);
  96. static struct hw_pci integrator_pci __initdata = {
  97. .swizzle = integrator_swizzle,
  98. .map_irq = integrator_map_irq,
  99. .setup = pci_v3_setup,
  100. .nr_controllers = 1,
  101. .scan = pci_v3_scan_bus,
  102. .preinit = pci_v3_preinit,
  103. .postinit = pci_v3_postinit,
  104. };
  105. static int __init integrator_pci_init(void)
  106. {
  107. if (machine_is_integrator())
  108. pci_common_init(&integrator_pci);
  109. return 0;
  110. }
  111. subsys_initcall(integrator_pci_init);