miriv.sdc 278 B

123456789
  1. # Clock constraints
  2. create_clock -name "clk" -period 20.000ns [ get_ports { clk }]
  3. # Automatically constrain PLL and other generated clocks
  4. derive_pll_clocks -create_base_clocks
  5. # Automatically calculate clock uncertainty to jitter and other effects.
  6. derive_clock_uncertainty