Home Verkennen Help
Inloggen
strlst
/
ddca-ss2021
Volgen 1
Ster 0
Vork 0
Bestanden Kwesties 0 Pull-aanvragen 0 Wiki
Boom: 301cf5a203
Aftakkingen Labels
ddca-ss2021
/
dd
/
vhdl
/
top
/
quartus
/
top_pinout.csv

top_pinout.csv 14 KB
Geschiedenis Ruwe

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253 
  1. # Copyright (C) 2018  Intel Corporation. All rights reserved.
    2. 

  2. # Your use of Intel Corporation's design tools, logic functions 
    3. 

  3. # and other software and tools, and its AMPP partner logic 
    4. 

  4. # functions, and any output files from any of the foregoing 
    5. 

  5. # (including device programming or simulation files), and any 
    6. 

  6. # associated documentation or information are expressly subject 
    7. 

  7. # to the terms and conditions of the Intel Program License 
    8. 

  8. # Subscription Agreement, the Intel Quartus Prime License Agreement,
    9. 

  9. # the Intel FPGA IP License Agreement, or other applicable license
    10. 

  10. # agreement, including, without limitation, that your use is for
    11. 

  11. # the sole purpose of programming logic devices manufactured by
    12. 

  12. # Intel and sold by Intel or its authorized distributors.  Please
    13. 

  13. # refer to the applicable agreement for further details.
    14. 

  14. 

  15. # Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    16. 

  16. # File: /home/florian/repos/teaching/ddca/2021/dd/template_files/top_pinout.csv
    17. 

  17. # Generated on: Fri Mar  5 14:42:45 2021
    18. 

  18. 

  19. # Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.
    20. 

  20. 

  21. To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation,Weak Pull-Up Resistor
    22. 

  22. b[7],Output,PIN_V24,5,B5_N1,PIN_V24,3.3-V LVTTL,,8ma,,,,
    23. 

  23. b[6],Output,PIN_P25,6,B6_N2,PIN_P25,3.3-V LVTTL,,8ma,,,,
    24. 

  24. b[5],Output,PIN_U27,5,B5_N0,PIN_U27,3.3-V LVTTL,,8ma,,,,
    25. 

  25. b[4],Output,PIN_P26,6,B6_N2,PIN_P26,3.3-V LVTTL,,8ma,,,,
    26. 

  26. b[3],Output,PIN_R23,5,B5_N0,PIN_R23,3.3-V LVTTL,,8ma,,,,
    27. 

  27. b[2],Output,PIN_U22,5,B5_N0,PIN_U22,3.3-V LVTTL,,8ma,,,,
    28. 

  28. b[1],Output,PIN_R22,5,B5_N0,PIN_R22,3.3-V LVTTL,,8ma,,,,
    29. 

  29. b[0],Output,PIN_V28,5,B5_N1,PIN_V28,3.3-V LVTTL,,8ma,,,,
    30. 

  30. den,Output,PIN_V27,5,B5_N1,PIN_V27,3.3-V LVTTL,,8ma,,,,
    31. 

  31. emulated_nes_clk,Input,PIN_AB22,4,B4_N0,PIN_AB22,3.3-V LVTTL,,,,,,
    32. 

  32. emulated_nes_data,Output,PIN_AB21,4,B4_N0,PIN_AB21,3.3-V LVTTL,,,,,,
    33. 

  33. emulated_nes_latch,Input,PIN_AC15,4,B4_N2,PIN_AC15,3.3-V LVTTL,,,,,,
    34. 

  34. g[7],Output,PIN_V26,5,B5_N1,PIN_V26,3.3-V LVTTL,,8ma,,,,
    35. 

  35. g[6],Output,PIN_L21,6,B6_N0,PIN_L21,3.3-V LVTTL,,8ma,,,,
    36. 

  36. g[5],Output,PIN_R27,5,B5_N0,PIN_R27,3.3-V LVTTL,,8ma,,,,
    37. 

  37. g[4],Output,PIN_L22,6,B6_N0,PIN_L22,3.3-V LVTTL,,8ma,,,,
    38. 

  38. g[3],Output,PIN_R28,5,B5_N0,PIN_R28,3.3-V LVTTL,,8ma,,,,
    39. 

  39. g[2],Output,PIN_N25,6,B6_N2,PIN_N25,3.3-V LVTTL,,8ma,,,,
    40. 

  40. g[1],Output,PIN_V23,5,B5_N1,PIN_V23,3.3-V LVTTL,,8ma,,,,
    41. 

  41. g[0],Output,PIN_N26,6,B6_N2,PIN_N26,3.3-V LVTTL,,8ma,,,,
    42. 

  42. grest,Output,PIN_P28,6,B6_N2,PIN_P28,3.3-V LVTTL,,8ma,,,,
    43. 

  43. hd,Output,PIN_P21,5,B5_N0,PIN_P21,3.3-V LVTTL,,8ma,,,,
    44. 

  44. hex0[6],Output,PIN_H22,6,B6_N0,PIN_H22,3.3-V LVTTL,,,,,,
    45. 

  45. hex0[5],Output,PIN_J22,6,B6_N0,PIN_J22,3.3-V LVTTL,,,,,,
    46. 

  46. hex0[4],Output,PIN_L25,6,B6_N1,PIN_L25,3.3-V LVTTL,,,,,,
    47. 

  47. hex0[3],Output,PIN_L26,6,B6_N1,PIN_L26,3.3-V LVTTL,,,,,,
    48. 

  48. hex0[2],Output,PIN_E17,7,B7_N2,PIN_E17,2.5 V,,,,,,
    49. 

  49. hex0[1],Output,PIN_F22,7,B7_N0,PIN_F22,2.5 V,,,,,,
    50. 

  50. hex0[0],Output,PIN_G18,7,B7_N2,PIN_G18,2.5 V,,,,,,
    51. 

  51. hex1[6],Output,PIN_U24,5,B5_N0,PIN_U24,3.3-V LVTTL,,,,,,
    52. 

  52. hex1[5],Output,PIN_U23,5,B5_N1,PIN_U23,3.3-V LVTTL,,,,,,
    53. 

  53. hex1[4],Output,PIN_W25,5,B5_N1,PIN_W25,3.3-V LVTTL,,,,,,
    54. 

  54. hex1[3],Output,PIN_W22,5,B5_N0,PIN_W22,3.3-V LVTTL,,,,,,
    55. 

  55. hex1[2],Output,PIN_W21,5,B5_N1,PIN_W21,3.3-V LVTTL,,,,,,
    56. 

  56. hex1[1],Output,PIN_Y22,5,B5_N0,PIN_Y22,3.3-V LVTTL,,,,,,
    57. 

  57. hex1[0],Output,PIN_M24,6,B6_N2,PIN_M24,3.3-V LVTTL,,,,,,
    58. 

  58. hex2[6],Output,PIN_W28,5,B5_N1,PIN_W28,3.3-V LVTTL,,,,,,
    59. 

  59. hex2[5],Output,PIN_W27,5,B5_N1,PIN_W27,3.3-V LVTTL,,,,,,
    60. 

  60. hex2[4],Output,PIN_Y26,5,B5_N1,PIN_Y26,3.3-V LVTTL,,,,,,
    61. 

  61. hex2[3],Output,PIN_W26,5,B5_N1,PIN_W26,3.3-V LVTTL,,,,,,
    62. 

  62. hex2[2],Output,PIN_Y25,5,B5_N1,PIN_Y25,3.3-V LVTTL,,,,,,
    63. 

  63. hex2[1],Output,PIN_AA26,5,B5_N1,PIN_AA26,3.3-V LVTTL,,,,,,
    64. 

  64. hex2[0],Output,PIN_AA25,5,B5_N1,PIN_AA25,3.3-V LVTTL,,,,,,
    65. 

  65. hex3[6],Output,PIN_Y19,4,B4_N0,PIN_Y19,3.3-V LVTTL,,,,,,
    66. 

  66. hex3[5],Output,PIN_AF23,4,B4_N0,PIN_AF23,3.3-V LVTTL,,,,,,
    67. 

  67. hex3[4],Output,PIN_AD24,4,B4_N0,PIN_AD24,3.3-V LVTTL,,,,,,
    68. 

  68. hex3[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,3.3-V LVTTL,,,,,,
    69. 

  69. hex3[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,3.3-V LVTTL,,,,,,
    70. 

  70. hex3[1],Output,PIN_U21,5,B5_N0,PIN_U21,3.3-V LVTTL,,,,,,
    71. 

  71. hex3[0],Output,PIN_V21,5,B5_N1,PIN_V21,3.3-V LVTTL,,,,,,
    72. 

  72. hex4[6],Output,PIN_AE18,4,B4_N2,PIN_AE18,3.3-V LVTTL,,,,,,
    73. 

  73. hex4[5],Output,PIN_AF19,4,B4_N1,PIN_AF19,3.3-V LVTTL,,,,,,
    74. 

  74. hex4[4],Output,PIN_AE19,4,B4_N1,PIN_AE19,3.3-V LVTTL,,,,,,
    75. 

  75. hex4[3],Output,PIN_AH21,4,B4_N2,PIN_AH21,3.3-V LVTTL,,,,,,
    76. 

  76. hex4[2],Output,PIN_AG21,4,B4_N2,PIN_AG21,3.3-V LVTTL,,,,,,
    77. 

  77. hex4[1],Output,PIN_AA19,4,B4_N0,PIN_AA19,3.3-V LVTTL,,,,,,
    78. 

  78. hex4[0],Output,PIN_AB19,4,B4_N0,PIN_AB19,3.3-V LVTTL,,,,,,
    79. 

  79. hex5[6],Output,PIN_AH18,4,B4_N2,PIN_AH18,3.3-V LVTTL,,,,,,
    80. 

  80. hex5[5],Output,PIN_AF18,4,B4_N1,PIN_AF18,3.3-V LVTTL,,,,,,
    81. 

  81. hex5[4],Output,PIN_AG19,4,B4_N2,PIN_AG19,3.3-V LVTTL,,,,,,
    82. 

  82. hex5[3],Output,PIN_AH19,4,B4_N2,PIN_AH19,3.3-V LVTTL,,,,,,
    83. 

  83. hex5[2],Output,PIN_AB18,4,B4_N0,PIN_AB18,3.3-V LVTTL,,,,,,
    84. 

  84. hex5[1],Output,PIN_AC18,4,B4_N1,PIN_AC18,3.3-V LVTTL,,,,,,
    85. 

  85. hex5[0],Output,PIN_AD18,4,B4_N1,PIN_AD18,3.3-V LVTTL,,,,,,
    86. 

  86. hex6[6],Output,PIN_AC17,4,B4_N2,PIN_AC17,3.3-V LVTTL,,,,,,
    87. 

  87. hex6[5],Output,PIN_AA15,4,B4_N2,PIN_AA15,3.3-V LVTTL,,,,,,
    88. 

  88. hex6[4],Output,PIN_AB15,4,B4_N2,PIN_AB15,3.3-V LVTTL,,,,,,
    89. 

  89. hex6[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,3.3-V LVTTL,,,,,,
    90. 

  90. hex6[2],Output,PIN_AA16,4,B4_N2,PIN_AA16,3.3-V LVTTL,,,,,,
    91. 

  91. hex6[1],Output,PIN_AB16,4,B4_N2,PIN_AB16,3.3-V LVTTL,,,,,,
    92. 

  92. hex6[0],Output,PIN_AA17,4,B4_N1,PIN_AA17,3.3-V LVTTL,,,,,,
    93. 

  93. hex7[6],Output,PIN_AA14,3,B3_N0,PIN_AA14,3.3-V LVTTL,,,,,,
    94. 

  94. hex7[5],Output,PIN_AG18,4,B4_N2,PIN_AG18,3.3-V LVTTL,,,,,,
    95. 

  95. hex7[4],Output,PIN_AF17,4,B4_N2,PIN_AF17,3.3-V LVTTL,,,,,,
    96. 

  96. hex7[3],Output,PIN_AH17,4,B4_N2,PIN_AH17,3.3-V LVTTL,,,,,,
    97. 

  97. hex7[2],Output,PIN_AG17,4,B4_N2,PIN_AG17,3.3-V LVTTL,,,,,,
    98. 

  98. hex7[1],Output,PIN_AE17,4,B4_N2,PIN_AE17,3.3-V LVTTL,,,,,,
    99. 

  99. hex7[0],Output,PIN_AD17,4,B4_N2,PIN_AD17,3.3-V LVTTL,,,,,,
    100. 

  100. keys[3],Input,PIN_R24,5,B5_N0,PIN_R24,2.5 V,,,,,,
    101. 

  101. keys[2],Input,PIN_N21,6,B6_N2,PIN_N21,2.5 V,,,,,,
    102. 

  102. keys[1],Input,PIN_M21,6,B6_N1,PIN_M21,2.5 V,,,,,,
    103. 

  103. keys[0],Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,,
    104. 

  104. ledg[8],Output,PIN_F17,7,B7_N2,PIN_F17,2.5 V,,,,,,
    105. 

  105. ledg[7],Output,PIN_G21,7,B7_N1,PIN_G21,2.5 V,,,,,,
    106. 

  106. ledg[6],Output,PIN_G22,7,B7_N2,PIN_G22,2.5 V,,,,,,
    107. 

  107. ledg[5],Output,PIN_G20,7,B7_N1,PIN_G20,2.5 V,,,,,,
    108. 

  108. ledg[4],Output,PIN_H21,7,B7_N2,PIN_H21,2.5 V,,,,,,
    109. 

  109. ledg[3],Output,PIN_E24,7,B7_N1,PIN_E24,2.5 V,,,,,,
    110. 

  110. ledg[2],Output,PIN_E25,7,B7_N1,PIN_E25,2.5 V,,,,,,
    111. 

  111. ledg[1],Output,PIN_E22,7,B7_N0,PIN_E22,2.5 V,,,,,,
    112. 

  112. ledg[0],Output,PIN_E21,7,B7_N0,PIN_E21,2.5 V,,,,,,
    113. 

  113. ledr[17],Output,PIN_H15,7,B7_N2,PIN_H15,2.5 V,,,,,,
    114. 

  114. ledr[16],Output,PIN_G16,7,B7_N2,PIN_G16,2.5 V,,,,,,
    115. 

  115. ledr[15],Output,PIN_G15,7,B7_N2,PIN_G15,2.5 V,,,,,,
    116. 

  116. ledr[14],Output,PIN_F15,7,B7_N2,PIN_F15,2.5 V,,,,,,
    117. 

  117. ledr[13],Output,PIN_H17,7,B7_N2,PIN_H17,2.5 V,,,,,,
    118. 

  118. ledr[12],Output,PIN_J16,7,B7_N2,PIN_J16,2.5 V,,,,,,
    119. 

  119. ledr[11],Output,PIN_H16,7,B7_N2,PIN_H16,2.5 V,,,,,,
    120. 

  120. ledr[10],Output,PIN_J15,7,B7_N2,PIN_J15,2.5 V,,,,,,
    121. 

  121. ledr[9],Output,PIN_G17,7,B7_N1,PIN_G17,2.5 V,,,,,,
    122. 

  122. ledr[8],Output,PIN_J17,7,B7_N2,PIN_J17,2.5 V,,,,,,
    123. 

  123. ledr[7],Output,PIN_H19,7,B7_N2,PIN_H19,2.5 V,,,,,,
    124. 

  124. ledr[6],Output,PIN_J19,7,B7_N2,PIN_J19,2.5 V,,,,,,
    125. 

  125. ledr[5],Output,PIN_E18,7,B7_N1,PIN_E18,2.5 V,,,,,,
    126. 

  126. ledr[4],Output,PIN_F18,7,B7_N1,PIN_F18,2.5 V,,,,,,
    127. 

  127. ledr[3],Output,PIN_F21,7,B7_N0,PIN_F21,2.5 V,,,,,,
    128. 

  128. ledr[2],Output,PIN_E19,7,B7_N0,PIN_E19,2.5 V,,,,,,
    129. 

  129. ledr[1],Output,PIN_F19,7,B7_N0,PIN_F19,2.5 V,,,,,,
    130. 

  130. ledr[0],Output,PIN_G19,7,B7_N2,PIN_G19,2.5 V,,,,,,
    131. 

  131. nclk,Output,PIN_R21,5,B5_N0,PIN_R21,3.3-V LVTTL,,8ma,,,,
    132. 

  132. osci_ch2,Output,PIN_AF16,4,B4_N2,PIN_AF16,3.3-V LVTTL,,,,,,
    133. 

  133. osci_ch3,Output,PIN_AF15,4,B4_N2,PIN_AF15,3.3-V LVTTL,,,,,,
    134. 

  134. osci_ch4,Output,PIN_AE21,4,B4_N1,PIN_AE21,3.3-V LVTTL,,,,,,
    135. 

  135. r[7],Output,PIN_J26,6,B6_N1,PIN_J26,3.3-V LVTTL,,8ma,,,,
    136. 

  136. r[6],Output,PIN_T25,5,B5_N0,PIN_T25,3.3-V LVTTL,,8ma,,,,
    137. 

  137. r[5],Output,PIN_L27,6,B6_N2,PIN_L27,3.3-V LVTTL,,8ma,,,,
    138. 

  138. r[4],Output,PIN_T26,5,B5_N0,PIN_T26,3.3-V LVTTL,,8ma,,,,
    139. 

  139. r[3],Output,PIN_L28,6,B6_N2,PIN_L28,3.3-V LVTTL,,8ma,,,,
    140. 

  140. r[2],Output,PIN_U25,5,B5_N0,PIN_U25,3.3-V LVTTL,,8ma,,,,
    141. 

  141. r[1],Output,PIN_V25,5,B5_N1,PIN_V25,3.3-V LVTTL,,8ma,,,,
    142. 

  142. r[0],Output,PIN_U26,5,B5_N0,PIN_U26,3.3-V LVTTL,,8ma,,,,
    143. 

  143. rx,Input,PIN_G12,8,B8_N1,PIN_G12,3.3-V LVTTL,,,,,,
    144. 

  144. scen,Output,PIN_J25,6,B6_N1,PIN_J25,3.3-V LVTTL,,,,,,
    145. 

  145. sclk,Output,PIN_V22,5,B5_N1,PIN_V22,3.3-V LVTTL,,,,,,
    146. 

  146. sda,Bidir,PIN_P27,6,B6_N2,PIN_P27,3.3-V LVTTL,,,,,,
    147. 

  147. sram_addr[19],Output,PIN_T8,2,B2_N1,PIN_T8,3.3-V LVTTL,,,,,,
    148. 

  148. sram_addr[18],Output,PIN_AB8,3,B3_N2,PIN_AB8,3.3-V LVTTL,,,,,,
    149. 

  149. sram_addr[17],Output,PIN_AB9,3,B3_N2,PIN_AB9,3.3-V LVTTL,,,,,,
    150. 

  150. sram_addr[16],Output,PIN_AC11,3,B3_N0,PIN_AC11,3.3-V LVTTL,,,,,,
    151. 

  151. sram_addr[15],Output,PIN_AB11,3,B3_N1,PIN_AB11,3.3-V LVTTL,,,,,,
    152. 

  152. sram_addr[14],Output,PIN_AA4,2,B2_N1,PIN_AA4,3.3-V LVTTL,,,,,,
    153. 

  153. sram_addr[13],Output,PIN_AC3,2,B2_N1,PIN_AC3,3.3-V LVTTL,,,,,,
    154. 

  154. sram_addr[12],Output,PIN_AB4,2,B2_N2,PIN_AB4,3.3-V LVTTL,,,,,,
    155. 

  155. sram_addr[11],Output,PIN_AD3,2,B2_N1,PIN_AD3,3.3-V LVTTL,,,,,,
    156. 

  156. sram_addr[10],Output,PIN_AF2,2,B2_N2,PIN_AF2,3.3-V LVTTL,,,,,,
    157. 

  157. sram_addr[9],Output,PIN_T7,2,B2_N0,PIN_T7,3.3-V LVTTL,,,,,,
    158. 

  158. sram_addr[8],Output,PIN_AF5,3,B3_N2,PIN_AF5,3.3-V LVTTL,,,,,,
    159. 

  159. sram_addr[7],Output,PIN_AC5,2,B2_N2,PIN_AC5,3.3-V LVTTL,,,,,,
    160. 

  160. sram_addr[6],Output,PIN_AB5,2,B2_N2,PIN_AB5,3.3-V LVTTL,,,,,,
    161. 

  161. sram_addr[5],Output,PIN_AE6,3,B3_N2,PIN_AE6,3.3-V LVTTL,,,,,,
    162. 

  162. sram_addr[4],Output,PIN_AB6,2,B2_N2,PIN_AB6,3.3-V LVTTL,,,,,,
    163. 

  163. sram_addr[3],Output,PIN_AC7,3,B3_N2,PIN_AC7,3.3-V LVTTL,,,,,,
    164. 

  164. sram_addr[2],Output,PIN_AE7,3,B3_N1,PIN_AE7,3.3-V LVTTL,,,,,,
    165. 

  165. sram_addr[1],Output,PIN_AD7,3,B3_N2,PIN_AD7,3.3-V LVTTL,,,,,,
    166. 

  166. sram_addr[0],Output,PIN_AB7,3,B3_N1,PIN_AB7,3.3-V LVTTL,,,,,,
    167. 

  167. sram_ce_n,Output,PIN_AF8,3,B3_N1,PIN_AF8,3.3-V LVTTL,,,,,,
    168. 

  168. sram_dq[15],Bidir,PIN_AG3,3,B3_N2,PIN_AG3,3.3-V LVTTL,,,,,,
    169. 

  169. sram_dq[14],Bidir,PIN_AF3,3,B3_N2,PIN_AF3,3.3-V LVTTL,,,,,,
    170. 

  170. sram_dq[13],Bidir,PIN_AE4,3,B3_N2,PIN_AE4,3.3-V LVTTL,,,,,,
    171. 

  171. sram_dq[12],Bidir,PIN_AE3,2,B2_N2,PIN_AE3,3.3-V LVTTL,,,,,,
    172. 

  172. sram_dq[11],Bidir,PIN_AE1,2,B2_N1,PIN_AE1,3.3-V LVTTL,,,,,,
    173. 

  173. sram_dq[10],Bidir,PIN_AE2,2,B2_N1,PIN_AE2,3.3-V LVTTL,,,,,,
    174. 

  174. sram_dq[9],Bidir,PIN_AD2,2,B2_N1,PIN_AD2,3.3-V LVTTL,,,,,,
    175. 

  175. sram_dq[8],Bidir,PIN_AD1,2,B2_N1,PIN_AD1,3.3-V LVTTL,,,,,,
    176. 

  176. sram_dq[7],Bidir,PIN_AF7,3,B3_N1,PIN_AF7,3.3-V LVTTL,,,,,,
    177. 

  177. sram_dq[6],Bidir,PIN_AH6,3,B3_N2,PIN_AH6,3.3-V LVTTL,,,,,,
    178. 

  178. sram_dq[5],Bidir,PIN_AG6,3,B3_N2,PIN_AG6,3.3-V LVTTL,,,,,,
    179. 

  179. sram_dq[4],Bidir,PIN_AF6,3,B3_N2,PIN_AF6,3.3-V LVTTL,,,,,,
    180. 

  180. sram_dq[3],Bidir,PIN_AH4,3,B3_N2,PIN_AH4,3.3-V LVTTL,,,,,,
    181. 

  181. sram_dq[2],Bidir,PIN_AG4,3,B3_N2,PIN_AG4,3.3-V LVTTL,,,,,,
    182. 

  182. sram_dq[1],Bidir,PIN_AF4,3,B3_N2,PIN_AF4,3.3-V LVTTL,,,,,,
    183. 

  183. sram_dq[0],Bidir,PIN_AH3,3,B3_N2,PIN_AH3,3.3-V LVTTL,,,,,,
    184. 

  184. sram_lb_n,Output,PIN_AD4,3,B3_N2,PIN_AD4,3.3-V LVTTL,,,,,,
    185. 

  185. sram_oe_n,Output,PIN_AD5,3,B3_N2,PIN_AD5,3.3-V LVTTL,,,,,,
    186. 

  186. sram_ub_n,Output,PIN_AC4,2,B2_N2,PIN_AC4,3.3-V LVTTL,,,,,,
    187. 

  187. sram_we_n,Output,PIN_AE8,3,B3_N1,PIN_AE8,3.3-V LVTTL,,,,,,
    188. 

  188. switches[17],Input,PIN_Y23,5,B5_N2,PIN_Y23,3.3-V LVTTL,,,,,,
    189. 

  189. switches[16],Input,PIN_Y24,5,B5_N2,PIN_Y24,3.3-V LVTTL,,,,,,
    190. 

  190. switches[15],Input,PIN_AA22,5,B5_N2,PIN_AA22,3.3-V LVTTL,,,,,,
    191. 

  191. switches[14],Input,PIN_AA23,5,B5_N2,PIN_AA23,3.3-V LVTTL,,,,,,
    192. 

  192. switches[13],Input,PIN_AA24,5,B5_N2,PIN_AA24,3.3-V LVTTL,,,,,,
    193. 

  193. switches[12],Input,PIN_AB23,5,B5_N2,PIN_AB23,3.3-V LVTTL,,,,,,
    194. 

  194. switches[11],Input,PIN_AB24,5,B5_N2,PIN_AB24,3.3-V LVTTL,,,,,,
    195. 

  195. switches[10],Input,PIN_AC24,5,B5_N2,PIN_AC24,3.3-V LVTTL,,,,,,
    196. 

  196. switches[9],Input,PIN_AB25,5,B5_N1,PIN_AB25,3.3-V LVTTL,,,,,,
    197. 

  197. switches[8],Input,PIN_AC25,5,B5_N2,PIN_AC25,3.3-V LVTTL,,,,,,
    198. 

  198. switches[7],Input,PIN_AB26,5,B5_N1,PIN_AB26,3.3-V LVTTL,,,,,,
    199. 

  199. switches[6],Input,PIN_AD26,5,B5_N2,PIN_AD26,3.3-V LVTTL,,,,,,
    200. 

  200. switches[5],Input,PIN_AC26,5,B5_N2,PIN_AC26,3.3-V LVTTL,,,,,,
    201. 

  201. switches[4],Input,PIN_AB27,5,B5_N1,PIN_AB27,3.3-V LVTTL,,,,,,
    202. 

  202. switches[3],Input,PIN_AD27,5,B5_N2,PIN_AD27,3.3-V LVTTL,,,,,,
    203. 

  203. switches[2],Input,PIN_AC27,5,B5_N2,PIN_AC27,3.3-V LVTTL,,,,,,
    204. 

  204. switches[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,3.3-V LVTTL,,,,,,
    205. 

  205. switches[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,3.3-V LVTTL,,,,,,
    206. 

  206. tx,Output,PIN_G9,8,B8_N2,PIN_G9,3.3-V LVTTL,,,,,,
    207. 

  207. vd,Output,PIN_U28,5,B5_N0,PIN_U28,3.3-V LVTTL,,8ma,,,,
    208. 

  208. vga_b[7],Output,PIN_D12,8,B8_N0,PIN_D12,3.3-V LVTTL,,,,,,
    209. 

  209. vga_b[6],Output,PIN_D11,8,B8_N1,PIN_D11,3.3-V LVTTL,,,,,,
    210. 

  210. vga_b[5],Output,PIN_C12,8,B8_N0,PIN_C12,3.3-V LVTTL,,,,,,
    211. 

  211. vga_b[4],Output,PIN_A11,8,B8_N0,PIN_A11,3.3-V LVTTL,,,,,,
    212. 

  212. vga_b[3],Output,PIN_B11,8,B8_N0,PIN_B11,3.3-V LVTTL,,,,,,
    213. 

  213. vga_b[2],Output,PIN_C11,8,B8_N1,PIN_C11,3.3-V LVTTL,,,,,,
    214. 

  214. vga_b[1],Output,PIN_A10,8,B8_N0,PIN_A10,3.3-V LVTTL,,,,,,
    215. 

  215. vga_b[0],Output,PIN_B10,8,B8_N0,PIN_B10,3.3-V LVTTL,,,,,,
    216. 

  216. vga_blank_n,Output,PIN_F11,8,B8_N1,PIN_F11,3.3-V LVTTL,,,,,,
    217. 

  217. vga_clk,Output,PIN_A12,8,B8_N0,PIN_A12,3.3-V LVTTL,,,,,,
    218. 

  218. vga_g[7],Output,PIN_C9,8,B8_N1,PIN_C9,3.3-V LVTTL,,,,,,
    219. 

  219. vga_g[6],Output,PIN_F10,8,B8_N1,PIN_F10,3.3-V LVTTL,,,,,,
    220. 

  220. vga_g[5],Output,PIN_B8,8,B8_N1,PIN_B8,3.3-V LVTTL,,,,,,
    221. 

  221. vga_g[4],Output,PIN_C8,8,B8_N1,PIN_C8,3.3-V LVTTL,,,,,,
    222. 

  222. vga_g[3],Output,PIN_H12,8,B8_N1,PIN_H12,3.3-V LVTTL,,,,,,
    223. 

  223. vga_g[2],Output,PIN_F8,8,B8_N2,PIN_F8,3.3-V LVTTL,,,,,,
    224. 

  224. vga_g[1],Output,PIN_G11,8,B8_N1,PIN_G11,3.3-V LVTTL,,,,,,
    225. 

  225. vga_g[0],Output,PIN_G8,8,B8_N2,PIN_G8,3.3-V LVTTL,,,,,,
    226. 

  226. vga_r[7],Output,PIN_H10,8,B8_N1,PIN_H10,3.3-V LVTTL,,,,,,
    227. 

  227. vga_r[6],Output,PIN_H8,8,B8_N2,PIN_H8,3.3-V LVTTL,,,,,,
    228. 

  228. vga_r[5],Output,PIN_J12,8,B8_N0,PIN_J12,3.3-V LVTTL,,,,,,
    229. 

  229. vga_r[4],Output,PIN_G10,8,B8_N1,PIN_G10,3.3-V LVTTL,,,,,,
    230. 

  230. vga_r[3],Output,PIN_F12,8,B8_N1,PIN_F12,3.3-V LVTTL,,,,,,
    231. 

  231. vga_r[2],Output,PIN_D10,8,B8_N1,PIN_D10,3.3-V LVTTL,,,,,,
    232. 

  232. vga_r[1],Output,PIN_E11,8,B8_N1,PIN_E11,3.3-V LVTTL,,,,,,
    233. 

  233. vga_r[0],Output,PIN_E12,8,B8_N1,PIN_E12,3.3-V LVTTL,,,,,,
    234. 

  234. vga_sync_n,Output,PIN_C10,8,B8_N0,PIN_C10,3.3-V LVTTL,,,,,,
    235. 

  235. wm8731_bclk,Output,PIN_F2,1,B1_N1,PIN_F2,3.3-V LVTTL,,,,,,
    236. 

  236. wm8731_dacdat,Output,PIN_D1,1,B1_N0,PIN_D1,3.3-V LVTTL,,,,,,
    237. 

  237. wm8731_daclrck,Output,PIN_E3,1,B1_N0,PIN_E3,3.3-V LVTTL,,,,,,
    238. 

  238. wm8731_sclk,Bidir,PIN_B7,8,B8_N1,PIN_B7,3.3-V LVTTL,,,,,,
    239. 

  239. wm8731_sdat,Bidir,PIN_A8,8,B8_N1,PIN_A8,3.3-V LVTTL,,,,,,
    240. 

  240. wm8731_xck,Output,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,,
    241. 

  241. lcd_data[7],Unknown,PIN_M5,1,B1_N2,,3.3-V LVTTL,,,,,,
    242. 

  242. lcd_data[6],Unknown,PIN_M3,1,B1_N1,,3.3-V LVTTL,,,,,,
    243. 

  243. lcd_data[5],Unknown,PIN_K2,1,B1_N1,,3.3-V LVTTL,,,,,,
    244. 

  244. lcd_data[4],Unknown,PIN_K1,1,B1_N1,,3.3-V LVTTL,,,,,,
    245. 

  245. lcd_data[3],Unknown,PIN_K7,1,B1_N1,,3.3-V LVTTL,,,,,,
    246. 

  246. lcd_data[2],Unknown,PIN_L2,1,B1_N2,,3.3-V LVTTL,,,,,,
    247. 

  247. lcd_data[1],Unknown,PIN_L1,1,B1_N2,,3.3-V LVTTL,,,,,,
    248. 

  248. lcd_data[0],Unknown,PIN_L3,1,B1_N1,,3.3-V LVTTL,,,,,,
    249. 

  249. lcd_en,Unknown,PIN_L4,1,B1_N1,,3.3-V LVTTL,,,,,,
    250. 

  250. lcd_on,Unknown,PIN_L5,1,B1_N1,,3.3-V LVTTL,,,,,,
    251. 

  251. lcd_rs,Unknown,PIN_M2,1,B1_N2,,3.3-V LVTTL,,,,,,
    252. 

  252. lcd_rw,Unknown,PIN_M1,1,B1_N2,,3.3-V LVTTL,,,,,,
    253. 

  253.