coresight-pmu.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /*
  2. * Copyright(C) 2015 Linaro Limited. All rights reserved.
  3. * Author: Mathieu Poirier <mathieu.poirier@linaro.org>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #ifndef _LINUX_CORESIGHT_PMU_H
  18. #define _LINUX_CORESIGHT_PMU_H
  19. #define CORESIGHT_ETM_PMU_NAME "cs_etm"
  20. #define CORESIGHT_ETM_PMU_SEED 0x10
  21. /* ETMv3.5/PTM's ETMCR config bit */
  22. #define ETM_OPT_CYCACC 12
  23. #define ETM_OPT_CTXTID 14
  24. #define ETM_OPT_TS 28
  25. #define ETM_OPT_RETSTK 29
  26. /* ETMv4 CONFIGR programming bits for the ETM OPTs */
  27. #define ETM4_CFG_BIT_CYCACC 4
  28. #define ETM4_CFG_BIT_CTXTID 6
  29. #define ETM4_CFG_BIT_TS 11
  30. #define ETM4_CFG_BIT_RETSTK 12
  31. static inline int coresight_get_trace_id(int cpu)
  32. {
  33. /*
  34. * A trace ID of value 0 is invalid, so let's start at some
  35. * random value that fits in 7 bits and go from there. Since
  36. * the common convention is to have data trace IDs be I(N) + 1,
  37. * set instruction trace IDs as a function of the CPU number.
  38. */
  39. return (CORESIGHT_ETM_PMU_SEED + (cpu * 2));
  40. }
  41. #endif