r8a7795-h3ulcb.dts 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * Device Tree Source for the H3ULCB (R-Car Starter Kit Premier) board
  3. *
  4. * Copyright (C) 2016 Renesas Electronics Corp.
  5. * Copyright (C) 2016 Cogent Embedded, Inc.
  6. *
  7. * This file is licensed under the terms of the GNU General Public License
  8. * version 2. This program is licensed "as is" without any warranty of any
  9. * kind, whether express or implied.
  10. */
  11. /dts-v1/;
  12. #include "r8a7795.dtsi"
  13. #include "ulcb.dtsi"
  14. / {
  15. model = "Renesas H3ULCB board based on r8a7795 ES2.0+";
  16. compatible = "renesas,h3ulcb", "renesas,r8a7795";
  17. memory@48000000 {
  18. device_type = "memory";
  19. /* first 128MB is reserved for secure area. */
  20. reg = <0x0 0x48000000 0x0 0x38000000>;
  21. };
  22. memory@500000000 {
  23. device_type = "memory";
  24. reg = <0x5 0x00000000 0x0 0x40000000>;
  25. };
  26. memory@600000000 {
  27. device_type = "memory";
  28. reg = <0x6 0x00000000 0x0 0x40000000>;
  29. };
  30. memory@700000000 {
  31. device_type = "memory";
  32. reg = <0x7 0x00000000 0x0 0x40000000>;
  33. };
  34. };
  35. &du {
  36. clocks = <&cpg CPG_MOD 724>,
  37. <&cpg CPG_MOD 723>,
  38. <&cpg CPG_MOD 722>,
  39. <&cpg CPG_MOD 721>,
  40. <&cpg CPG_MOD 727>,
  41. <&versaclock5 1>,
  42. <&versaclock5 3>,
  43. <&versaclock5 4>,
  44. <&versaclock5 2>;
  45. clock-names = "du.0", "du.1", "du.2", "du.3", "lvds.0",
  46. "dclkin.0", "dclkin.1", "dclkin.2", "dclkin.3";
  47. };