digi00x.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. /*
  2. * digi00x.h - a part of driver for Digidesign Digi 002/003 family
  3. *
  4. * Copyright (c) 2014-2015 Takashi Sakamoto
  5. *
  6. * Licensed under the terms of the GNU General Public License, version 2.
  7. */
  8. #ifndef SOUND_DIGI00X_H_INCLUDED
  9. #define SOUND_DIGI00X_H_INCLUDED
  10. #include <linux/compat.h>
  11. #include <linux/device.h>
  12. #include <linux/firewire.h>
  13. #include <linux/module.h>
  14. #include <linux/mod_devicetable.h>
  15. #include <linux/delay.h>
  16. #include <linux/slab.h>
  17. #include <sound/core.h>
  18. #include <sound/initval.h>
  19. #include <sound/info.h>
  20. #include <sound/pcm.h>
  21. #include <sound/pcm_params.h>
  22. #include <sound/firewire.h>
  23. #include <sound/hwdep.h>
  24. #include <sound/rawmidi.h>
  25. #include "../lib.h"
  26. #include "../iso-resources.h"
  27. #include "../amdtp-stream.h"
  28. struct snd_dg00x {
  29. struct snd_card *card;
  30. struct fw_unit *unit;
  31. struct mutex mutex;
  32. spinlock_t lock;
  33. bool registered;
  34. struct delayed_work dwork;
  35. struct amdtp_stream tx_stream;
  36. struct fw_iso_resources tx_resources;
  37. struct amdtp_stream rx_stream;
  38. struct fw_iso_resources rx_resources;
  39. unsigned int substreams_counter;
  40. /* for uapi */
  41. int dev_lock_count;
  42. bool dev_lock_changed;
  43. wait_queue_head_t hwdep_wait;
  44. /* For asynchronous messages. */
  45. struct fw_address_handler async_handler;
  46. u32 msg;
  47. /* For asynchronous MIDI controls. */
  48. struct snd_rawmidi_substream *in_control;
  49. struct snd_fw_async_midi_port out_control;
  50. bool is_console;
  51. };
  52. #define DG00X_ADDR_BASE 0xffffe0000000ull
  53. #define DG00X_OFFSET_STREAMING_STATE 0x0000
  54. #define DG00X_OFFSET_STREAMING_SET 0x0004
  55. #define DG00X_OFFSET_MIDI_CTL_ADDR 0x0008
  56. /* For LSB of the address 0x000c */
  57. /* unknown 0x0010 */
  58. #define DG00X_OFFSET_MESSAGE_ADDR 0x0014
  59. /* For LSB of the address 0x0018 */
  60. /* unknown 0x001c */
  61. /* unknown 0x0020 */
  62. /* not used 0x0024--0x00ff */
  63. #define DG00X_OFFSET_ISOC_CHANNELS 0x0100
  64. /* unknown 0x0104 */
  65. /* unknown 0x0108 */
  66. /* unknown 0x010c */
  67. #define DG00X_OFFSET_LOCAL_RATE 0x0110
  68. #define DG00X_OFFSET_EXTERNAL_RATE 0x0114
  69. #define DG00X_OFFSET_CLOCK_SOURCE 0x0118
  70. #define DG00X_OFFSET_OPT_IFACE_MODE 0x011c
  71. /* unknown 0x0120 */
  72. /* Mixer control on/off 0x0124 */
  73. /* unknown 0x0128 */
  74. #define DG00X_OFFSET_DETECT_EXTERNAL 0x012c
  75. /* unknown 0x0138 */
  76. #define DG00X_OFFSET_MMC 0x0400
  77. enum snd_dg00x_rate {
  78. SND_DG00X_RATE_44100 = 0,
  79. SND_DG00X_RATE_48000,
  80. SND_DG00X_RATE_88200,
  81. SND_DG00X_RATE_96000,
  82. SND_DG00X_RATE_COUNT,
  83. };
  84. enum snd_dg00x_clock {
  85. SND_DG00X_CLOCK_INTERNAL = 0,
  86. SND_DG00X_CLOCK_SPDIF,
  87. SND_DG00X_CLOCK_ADAT,
  88. SND_DG00X_CLOCK_WORD,
  89. SND_DG00X_CLOCK_COUNT,
  90. };
  91. enum snd_dg00x_optical_mode {
  92. SND_DG00X_OPT_IFACE_MODE_ADAT = 0,
  93. SND_DG00X_OPT_IFACE_MODE_SPDIF,
  94. SND_DG00X_OPT_IFACE_MODE_COUNT,
  95. };
  96. #define DOT_MIDI_IN_PORTS 1
  97. #define DOT_MIDI_OUT_PORTS 2
  98. int amdtp_dot_init(struct amdtp_stream *s, struct fw_unit *unit,
  99. enum amdtp_stream_direction dir);
  100. int amdtp_dot_set_parameters(struct amdtp_stream *s, unsigned int rate,
  101. unsigned int pcm_channels);
  102. void amdtp_dot_reset(struct amdtp_stream *s);
  103. int amdtp_dot_add_pcm_hw_constraints(struct amdtp_stream *s,
  104. struct snd_pcm_runtime *runtime);
  105. void amdtp_dot_set_pcm_format(struct amdtp_stream *s, snd_pcm_format_t format);
  106. void amdtp_dot_midi_trigger(struct amdtp_stream *s, unsigned int port,
  107. struct snd_rawmidi_substream *midi);
  108. int snd_dg00x_transaction_register(struct snd_dg00x *dg00x);
  109. int snd_dg00x_transaction_reregister(struct snd_dg00x *dg00x);
  110. void snd_dg00x_transaction_unregister(struct snd_dg00x *dg00x);
  111. extern const unsigned int snd_dg00x_stream_rates[SND_DG00X_RATE_COUNT];
  112. extern const unsigned int snd_dg00x_stream_pcm_channels[SND_DG00X_RATE_COUNT];
  113. int snd_dg00x_stream_get_external_rate(struct snd_dg00x *dg00x,
  114. unsigned int *rate);
  115. int snd_dg00x_stream_get_local_rate(struct snd_dg00x *dg00x,
  116. unsigned int *rate);
  117. int snd_dg00x_stream_set_local_rate(struct snd_dg00x *dg00x, unsigned int rate);
  118. int snd_dg00x_stream_get_clock(struct snd_dg00x *dg00x,
  119. enum snd_dg00x_clock *clock);
  120. int snd_dg00x_stream_check_external_clock(struct snd_dg00x *dg00x,
  121. bool *detect);
  122. int snd_dg00x_stream_init_duplex(struct snd_dg00x *dg00x);
  123. int snd_dg00x_stream_start_duplex(struct snd_dg00x *dg00x, unsigned int rate);
  124. void snd_dg00x_stream_stop_duplex(struct snd_dg00x *dg00x);
  125. void snd_dg00x_stream_update_duplex(struct snd_dg00x *dg00x);
  126. void snd_dg00x_stream_destroy_duplex(struct snd_dg00x *dg00x);
  127. void snd_dg00x_stream_lock_changed(struct snd_dg00x *dg00x);
  128. int snd_dg00x_stream_lock_try(struct snd_dg00x *dg00x);
  129. void snd_dg00x_stream_lock_release(struct snd_dg00x *dg00x);
  130. void snd_dg00x_proc_init(struct snd_dg00x *dg00x);
  131. int snd_dg00x_create_pcm_devices(struct snd_dg00x *dg00x);
  132. int snd_dg00x_create_midi_devices(struct snd_dg00x *dg00x);
  133. int snd_dg00x_create_hwdep_device(struct snd_dg00x *dg00x);
  134. #endif