ppc4xx_msi.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287
  1. /*
  2. * Adding PCI-E MSI support for PPC4XX SoCs.
  3. *
  4. * Copyright (c) 2010, Applied Micro Circuits Corporation
  5. * Authors: Tirumala R Marri <tmarri@apm.com>
  6. * Feng Kan <fkan@apm.com>
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <linux/irq.h>
  24. #include <linux/pci.h>
  25. #include <linux/msi.h>
  26. #include <linux/of_platform.h>
  27. #include <linux/interrupt.h>
  28. #include <linux/export.h>
  29. #include <linux/kernel.h>
  30. #include <asm/prom.h>
  31. #include <asm/hw_irq.h>
  32. #include <asm/ppc-pci.h>
  33. #include <asm/dcr.h>
  34. #include <asm/dcr-regs.h>
  35. #include <asm/msi_bitmap.h>
  36. #define PEIH_TERMADH 0x00
  37. #define PEIH_TERMADL 0x08
  38. #define PEIH_MSIED 0x10
  39. #define PEIH_MSIMK 0x18
  40. #define PEIH_MSIASS 0x20
  41. #define PEIH_FLUSH0 0x30
  42. #define PEIH_FLUSH1 0x38
  43. #define PEIH_CNTRST 0x48
  44. static int msi_irqs;
  45. struct ppc4xx_msi {
  46. u32 msi_addr_lo;
  47. u32 msi_addr_hi;
  48. void __iomem *msi_regs;
  49. int *msi_virqs;
  50. struct msi_bitmap bitmap;
  51. struct device_node *msi_dev;
  52. };
  53. static struct ppc4xx_msi ppc4xx_msi;
  54. static int ppc4xx_msi_init_allocator(struct platform_device *dev,
  55. struct ppc4xx_msi *msi_data)
  56. {
  57. int err;
  58. err = msi_bitmap_alloc(&msi_data->bitmap, msi_irqs,
  59. dev->dev.of_node);
  60. if (err)
  61. return err;
  62. err = msi_bitmap_reserve_dt_hwirqs(&msi_data->bitmap);
  63. if (err < 0) {
  64. msi_bitmap_free(&msi_data->bitmap);
  65. return err;
  66. }
  67. return 0;
  68. }
  69. static int ppc4xx_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  70. {
  71. int int_no = -ENOMEM;
  72. unsigned int virq;
  73. struct msi_msg msg;
  74. struct msi_desc *entry;
  75. struct ppc4xx_msi *msi_data = &ppc4xx_msi;
  76. dev_dbg(&dev->dev, "PCIE-MSI:%s called. vec %x type %d\n",
  77. __func__, nvec, type);
  78. if (type == PCI_CAP_ID_MSIX)
  79. pr_debug("ppc4xx msi: MSI-X untested, trying anyway.\n");
  80. msi_data->msi_virqs = kmalloc((msi_irqs) * sizeof(int), GFP_KERNEL);
  81. if (!msi_data->msi_virqs)
  82. return -ENOMEM;
  83. for_each_pci_msi_entry(entry, dev) {
  84. int_no = msi_bitmap_alloc_hwirqs(&msi_data->bitmap, 1);
  85. if (int_no >= 0)
  86. break;
  87. if (int_no < 0) {
  88. pr_debug("%s: fail allocating msi interrupt\n",
  89. __func__);
  90. }
  91. virq = irq_of_parse_and_map(msi_data->msi_dev, int_no);
  92. if (!virq) {
  93. dev_err(&dev->dev, "%s: fail mapping irq\n", __func__);
  94. msi_bitmap_free_hwirqs(&msi_data->bitmap, int_no, 1);
  95. return -ENOSPC;
  96. }
  97. dev_dbg(&dev->dev, "%s: virq = %d\n", __func__, virq);
  98. /* Setup msi address space */
  99. msg.address_hi = msi_data->msi_addr_hi;
  100. msg.address_lo = msi_data->msi_addr_lo;
  101. irq_set_msi_desc(virq, entry);
  102. msg.data = int_no;
  103. pci_write_msi_msg(virq, &msg);
  104. }
  105. return 0;
  106. }
  107. void ppc4xx_teardown_msi_irqs(struct pci_dev *dev)
  108. {
  109. struct msi_desc *entry;
  110. struct ppc4xx_msi *msi_data = &ppc4xx_msi;
  111. irq_hw_number_t hwirq;
  112. dev_dbg(&dev->dev, "PCIE-MSI: tearing down msi irqs\n");
  113. for_each_pci_msi_entry(entry, dev) {
  114. if (!entry->irq)
  115. continue;
  116. hwirq = virq_to_hw(entry->irq);
  117. irq_set_msi_desc(entry->irq, NULL);
  118. irq_dispose_mapping(entry->irq);
  119. msi_bitmap_free_hwirqs(&msi_data->bitmap, hwirq, 1);
  120. }
  121. }
  122. static int ppc4xx_setup_pcieh_hw(struct platform_device *dev,
  123. struct resource res, struct ppc4xx_msi *msi)
  124. {
  125. const u32 *msi_data;
  126. const u32 *msi_mask;
  127. const u32 *sdr_addr;
  128. dma_addr_t msi_phys;
  129. void *msi_virt;
  130. sdr_addr = of_get_property(dev->dev.of_node, "sdr-base", NULL);
  131. if (!sdr_addr)
  132. return -1;
  133. mtdcri(SDR0, *sdr_addr, upper_32_bits(res.start)); /*HIGH addr */
  134. mtdcri(SDR0, *sdr_addr + 1, lower_32_bits(res.start)); /* Low addr */
  135. msi->msi_dev = of_find_node_by_name(NULL, "ppc4xx-msi");
  136. if (!msi->msi_dev)
  137. return -ENODEV;
  138. msi->msi_regs = of_iomap(msi->msi_dev, 0);
  139. if (!msi->msi_regs) {
  140. dev_err(&dev->dev, "of_iomap problem failed\n");
  141. return -ENOMEM;
  142. }
  143. dev_dbg(&dev->dev, "PCIE-MSI: msi register mapped 0x%x 0x%x\n",
  144. (u32) (msi->msi_regs + PEIH_TERMADH), (u32) (msi->msi_regs));
  145. msi_virt = dma_alloc_coherent(&dev->dev, 64, &msi_phys, GFP_KERNEL);
  146. if (!msi_virt)
  147. return -ENOMEM;
  148. msi->msi_addr_hi = upper_32_bits(msi_phys);
  149. msi->msi_addr_lo = lower_32_bits(msi_phys & 0xffffffff);
  150. dev_dbg(&dev->dev, "PCIE-MSI: msi address high 0x%x, low 0x%x\n",
  151. msi->msi_addr_hi, msi->msi_addr_lo);
  152. /* Progam the Interrupt handler Termination addr registers */
  153. out_be32(msi->msi_regs + PEIH_TERMADH, msi->msi_addr_hi);
  154. out_be32(msi->msi_regs + PEIH_TERMADL, msi->msi_addr_lo);
  155. msi_data = of_get_property(dev->dev.of_node, "msi-data", NULL);
  156. if (!msi_data)
  157. return -1;
  158. msi_mask = of_get_property(dev->dev.of_node, "msi-mask", NULL);
  159. if (!msi_mask)
  160. return -1;
  161. /* Program MSI Expected data and Mask bits */
  162. out_be32(msi->msi_regs + PEIH_MSIED, *msi_data);
  163. out_be32(msi->msi_regs + PEIH_MSIMK, *msi_mask);
  164. dma_free_coherent(&dev->dev, 64, msi_virt, msi_phys);
  165. return 0;
  166. }
  167. static int ppc4xx_of_msi_remove(struct platform_device *dev)
  168. {
  169. struct ppc4xx_msi *msi = dev->dev.platform_data;
  170. int i;
  171. int virq;
  172. for (i = 0; i < msi_irqs; i++) {
  173. virq = msi->msi_virqs[i];
  174. if (virq)
  175. irq_dispose_mapping(virq);
  176. }
  177. if (msi->bitmap.bitmap)
  178. msi_bitmap_free(&msi->bitmap);
  179. iounmap(msi->msi_regs);
  180. of_node_put(msi->msi_dev);
  181. kfree(msi);
  182. return 0;
  183. }
  184. static int ppc4xx_msi_probe(struct platform_device *dev)
  185. {
  186. struct ppc4xx_msi *msi;
  187. struct resource res;
  188. int err = 0;
  189. struct pci_controller *phb;
  190. dev_dbg(&dev->dev, "PCIE-MSI: Setting up MSI support...\n");
  191. msi = kzalloc(sizeof(struct ppc4xx_msi), GFP_KERNEL);
  192. if (!msi) {
  193. dev_err(&dev->dev, "No memory for MSI structure\n");
  194. return -ENOMEM;
  195. }
  196. dev->dev.platform_data = msi;
  197. /* Get MSI ranges */
  198. err = of_address_to_resource(dev->dev.of_node, 0, &res);
  199. if (err) {
  200. dev_err(&dev->dev, "%s resource error!\n",
  201. dev->dev.of_node->full_name);
  202. goto error_out;
  203. }
  204. msi_irqs = of_irq_count(dev->dev.of_node);
  205. if (!msi_irqs)
  206. return -ENODEV;
  207. if (ppc4xx_setup_pcieh_hw(dev, res, msi))
  208. goto error_out;
  209. err = ppc4xx_msi_init_allocator(dev, msi);
  210. if (err) {
  211. dev_err(&dev->dev, "Error allocating MSI bitmap\n");
  212. goto error_out;
  213. }
  214. ppc4xx_msi = *msi;
  215. list_for_each_entry(phb, &hose_list, list_node) {
  216. phb->controller_ops.setup_msi_irqs = ppc4xx_setup_msi_irqs;
  217. phb->controller_ops.teardown_msi_irqs = ppc4xx_teardown_msi_irqs;
  218. }
  219. return err;
  220. error_out:
  221. ppc4xx_of_msi_remove(dev);
  222. return err;
  223. }
  224. static const struct of_device_id ppc4xx_msi_ids[] = {
  225. {
  226. .compatible = "amcc,ppc4xx-msi",
  227. },
  228. {}
  229. };
  230. static struct platform_driver ppc4xx_msi_driver = {
  231. .probe = ppc4xx_msi_probe,
  232. .remove = ppc4xx_of_msi_remove,
  233. .driver = {
  234. .name = "ppc4xx-msi",
  235. .of_match_table = ppc4xx_msi_ids,
  236. },
  237. };
  238. static __init int ppc4xx_msi_init(void)
  239. {
  240. return platform_driver_register(&ppc4xx_msi_driver);
  241. }
  242. subsys_initcall(ppc4xx_msi_init);