mmu_decl.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. * Declarations of procedures and variables shared between files
  3. * in arch/ppc/mm/.
  4. *
  5. * Derived from arch/ppc/mm/init.c:
  6. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  7. *
  8. * Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)
  9. * and Cort Dougan (PReP) (cort@cs.nmt.edu)
  10. * Copyright (C) 1996 Paul Mackerras
  11. *
  12. * Derived from "arch/i386/mm/init.c"
  13. * Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
  14. *
  15. * This program is free software; you can redistribute it and/or
  16. * modify it under the terms of the GNU General Public License
  17. * as published by the Free Software Foundation; either version
  18. * 2 of the License, or (at your option) any later version.
  19. *
  20. */
  21. #include <linux/mm.h>
  22. #include <asm/tlbflush.h>
  23. #include <asm/mmu.h>
  24. #ifdef CONFIG_PPC_MMU_NOHASH
  25. /*
  26. * On 40x and 8xx, we directly inline tlbia and tlbivax
  27. */
  28. #if defined(CONFIG_40x) || defined(CONFIG_8xx)
  29. static inline void _tlbil_all(void)
  30. {
  31. asm volatile ("sync; tlbia; isync" : : : "memory");
  32. }
  33. static inline void _tlbil_pid(unsigned int pid)
  34. {
  35. asm volatile ("sync; tlbia; isync" : : : "memory");
  36. }
  37. #define _tlbil_pid_noind(pid) _tlbil_pid(pid)
  38. #else /* CONFIG_40x || CONFIG_8xx */
  39. extern void _tlbil_all(void);
  40. extern void _tlbil_pid(unsigned int pid);
  41. #ifdef CONFIG_PPC_BOOK3E
  42. extern void _tlbil_pid_noind(unsigned int pid);
  43. #else
  44. #define _tlbil_pid_noind(pid) _tlbil_pid(pid)
  45. #endif
  46. #endif /* !(CONFIG_40x || CONFIG_8xx) */
  47. /*
  48. * On 8xx, we directly inline tlbie, on others, it's extern
  49. */
  50. #ifdef CONFIG_8xx
  51. static inline void _tlbil_va(unsigned long address, unsigned int pid,
  52. unsigned int tsize, unsigned int ind)
  53. {
  54. asm volatile ("tlbie %0; sync" : : "r" (address) : "memory");
  55. }
  56. #elif defined(CONFIG_PPC_BOOK3E)
  57. extern void _tlbil_va(unsigned long address, unsigned int pid,
  58. unsigned int tsize, unsigned int ind);
  59. #else
  60. extern void __tlbil_va(unsigned long address, unsigned int pid);
  61. static inline void _tlbil_va(unsigned long address, unsigned int pid,
  62. unsigned int tsize, unsigned int ind)
  63. {
  64. __tlbil_va(address, pid);
  65. }
  66. #endif /* CONFIG_8xx */
  67. #if defined(CONFIG_PPC_BOOK3E) || defined(CONFIG_PPC_47x)
  68. extern void _tlbivax_bcast(unsigned long address, unsigned int pid,
  69. unsigned int tsize, unsigned int ind);
  70. #else
  71. static inline void _tlbivax_bcast(unsigned long address, unsigned int pid,
  72. unsigned int tsize, unsigned int ind)
  73. {
  74. BUG();
  75. }
  76. #endif
  77. #else /* CONFIG_PPC_MMU_NOHASH */
  78. extern void hash_preload(struct mm_struct *mm, unsigned long ea,
  79. unsigned long access, unsigned long trap);
  80. extern void _tlbie(unsigned long address);
  81. extern void _tlbia(void);
  82. #endif /* CONFIG_PPC_MMU_NOHASH */
  83. #ifdef CONFIG_PPC32
  84. extern void mapin_ram(void);
  85. extern int map_page(unsigned long va, phys_addr_t pa, int flags);
  86. extern void setbat(int index, unsigned long virt, phys_addr_t phys,
  87. unsigned int size, pgprot_t prot);
  88. extern int __map_without_bats;
  89. extern int __allow_ioremap_reserved;
  90. extern unsigned int rtas_data, rtas_size;
  91. struct hash_pte;
  92. extern struct hash_pte *Hash, *Hash_end;
  93. extern unsigned long Hash_size, Hash_mask;
  94. #endif /* CONFIG_PPC32 */
  95. extern unsigned long ioremap_bot;
  96. extern unsigned long __max_low_memory;
  97. extern phys_addr_t __initial_memory_limit_addr;
  98. extern phys_addr_t total_memory;
  99. extern phys_addr_t total_lowmem;
  100. extern phys_addr_t memstart_addr;
  101. extern phys_addr_t lowmem_end_addr;
  102. #ifdef CONFIG_WII
  103. extern unsigned long wii_hole_start;
  104. extern unsigned long wii_hole_size;
  105. extern unsigned long wii_mmu_mapin_mem2(unsigned long top);
  106. extern void wii_memory_fixups(void);
  107. #endif
  108. /* ...and now those things that may be slightly different between processor
  109. * architectures. -- Dan
  110. */
  111. #ifdef CONFIG_PPC32
  112. extern void MMU_init_hw(void);
  113. extern unsigned long mmu_mapin_ram(unsigned long top);
  114. #endif
  115. #ifdef CONFIG_PPC_FSL_BOOK3E
  116. extern unsigned long map_mem_in_cams(unsigned long ram, int max_cam_idx,
  117. bool dryrun);
  118. extern unsigned long calc_cam_sz(unsigned long ram, unsigned long virt,
  119. phys_addr_t phys);
  120. #ifdef CONFIG_PPC32
  121. extern void adjust_total_lowmem(void);
  122. extern int switch_to_as1(void);
  123. extern void restore_to_as0(int esel, int offset, void *dt_ptr, int bootcpu);
  124. #endif
  125. extern void loadcam_entry(unsigned int index);
  126. extern void loadcam_multi(int first_idx, int num, int tmp_idx);
  127. struct tlbcam {
  128. u32 MAS0;
  129. u32 MAS1;
  130. unsigned long MAS2;
  131. u32 MAS3;
  132. u32 MAS7;
  133. };
  134. #endif
  135. #if defined(CONFIG_6xx) || defined(CONFIG_FSL_BOOKE) || defined(CONFIG_PPC_8xx)
  136. /* 6xx have BATS */
  137. /* FSL_BOOKE have TLBCAM */
  138. /* 8xx have LTLB */
  139. phys_addr_t v_block_mapped(unsigned long va);
  140. unsigned long p_block_mapped(phys_addr_t pa);
  141. #else
  142. static inline phys_addr_t v_block_mapped(unsigned long va) { return 0; }
  143. static inline unsigned long p_block_mapped(phys_addr_t pa) { return 0; }
  144. #endif