obs600.dts 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. /*
  2. * Device Tree Source for PlatHome OpenBlockS 600 (405EX)
  3. *
  4. * Copyright 2011 Ben Herrenschmidt, IBM Corp.
  5. *
  6. * Based on Kilauea by:
  7. *
  8. * Copyright 2007-2009 DENX Software Engineering, Stefan Roese <sr@denx.de>
  9. *
  10. * This file is licensed under the terms of the GNU General Public
  11. * License version 2. This program is licensed "as is" without
  12. * any warranty of any kind, whether express or implied.
  13. */
  14. /dts-v1/;
  15. / {
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. model = "PlatHome,OpenBlockS 600";
  19. compatible = "plathome,obs600";
  20. dcr-parent = <&{/cpus/cpu@0}>;
  21. aliases {
  22. ethernet0 = &EMAC0;
  23. ethernet1 = &EMAC1;
  24. serial0 = &UART0;
  25. serial1 = &UART1;
  26. };
  27. cpus {
  28. #address-cells = <1>;
  29. #size-cells = <0>;
  30. cpu@0 {
  31. device_type = "cpu";
  32. model = "PowerPC,405EX";
  33. reg = <0x00000000>;
  34. clock-frequency = <0>; /* Filled in by U-Boot */
  35. timebase-frequency = <0>; /* Filled in by U-Boot */
  36. i-cache-line-size = <32>;
  37. d-cache-line-size = <32>;
  38. i-cache-size = <16384>; /* 16 kB */
  39. d-cache-size = <16384>; /* 16 kB */
  40. dcr-controller;
  41. dcr-access-method = "native";
  42. };
  43. };
  44. memory {
  45. device_type = "memory";
  46. reg = <0x00000000 0x00000000>; /* Filled in by U-Boot */
  47. };
  48. UIC0: interrupt-controller {
  49. compatible = "ibm,uic-405ex", "ibm,uic";
  50. interrupt-controller;
  51. cell-index = <0>;
  52. dcr-reg = <0x0c0 0x009>;
  53. #address-cells = <0>;
  54. #size-cells = <0>;
  55. #interrupt-cells = <2>;
  56. };
  57. UIC1: interrupt-controller1 {
  58. compatible = "ibm,uic-405ex","ibm,uic";
  59. interrupt-controller;
  60. cell-index = <1>;
  61. dcr-reg = <0x0d0 0x009>;
  62. #address-cells = <0>;
  63. #size-cells = <0>;
  64. #interrupt-cells = <2>;
  65. interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
  66. interrupt-parent = <&UIC0>;
  67. };
  68. UIC2: interrupt-controller2 {
  69. compatible = "ibm,uic-405ex","ibm,uic";
  70. interrupt-controller;
  71. cell-index = <2>;
  72. dcr-reg = <0x0e0 0x009>;
  73. #address-cells = <0>;
  74. #size-cells = <0>;
  75. #interrupt-cells = <2>;
  76. interrupts = <0x1c 0x4 0x1d 0x4>; /* cascade */
  77. interrupt-parent = <&UIC0>;
  78. };
  79. CPM0: cpm {
  80. compatible = "ibm,cpm";
  81. dcr-access-method = "native";
  82. dcr-reg = <0x0b0 0x003>;
  83. unused-units = <0x00000000>;
  84. idle-doze = <0x02000000>;
  85. standby = <0xe3e74800>;
  86. };
  87. plb {
  88. compatible = "ibm,plb-405ex", "ibm,plb4";
  89. #address-cells = <1>;
  90. #size-cells = <1>;
  91. ranges;
  92. clock-frequency = <0>; /* Filled in by U-Boot */
  93. SDRAM0: memory-controller {
  94. compatible = "ibm,sdram-405ex", "ibm,sdram-4xx-ddr2";
  95. dcr-reg = <0x010 0x002>;
  96. interrupt-parent = <&UIC2>;
  97. interrupts = <0x5 0x4 /* ECC DED Error */
  98. 0x6 0x4>; /* ECC SEC Error */
  99. };
  100. CRYPTO: crypto@ef700000 {
  101. compatible = "amcc,ppc405ex-crypto", "amcc,ppc4xx-crypto";
  102. reg = <0xef700000 0x80400>;
  103. interrupt-parent = <&UIC0>;
  104. interrupts = <0x17 0x2>;
  105. };
  106. MAL0: mcmal {
  107. compatible = "ibm,mcmal-405ex", "ibm,mcmal2";
  108. dcr-reg = <0x180 0x062>;
  109. num-tx-chans = <2>;
  110. num-rx-chans = <2>;
  111. interrupt-parent = <&MAL0>;
  112. interrupts = <0x0 0x1 0x2 0x3 0x4>;
  113. #interrupt-cells = <1>;
  114. #address-cells = <0>;
  115. #size-cells = <0>;
  116. interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
  117. /*RXEOB*/ 0x1 &UIC0 0xb 0x4
  118. /*SERR*/ 0x2 &UIC1 0x0 0x4
  119. /*TXDE*/ 0x3 &UIC1 0x1 0x4
  120. /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
  121. interrupt-map-mask = <0xffffffff>;
  122. };
  123. POB0: opb {
  124. compatible = "ibm,opb-405ex", "ibm,opb";
  125. #address-cells = <1>;
  126. #size-cells = <1>;
  127. ranges = <0x80000000 0x80000000 0x10000000
  128. 0xef600000 0xef600000 0x00a00000
  129. 0xf0000000 0xf0000000 0x10000000>;
  130. dcr-reg = <0x0a0 0x005>;
  131. clock-frequency = <0>; /* Filled in by U-Boot */
  132. EBC0: ebc {
  133. compatible = "ibm,ebc-405ex", "ibm,ebc";
  134. dcr-reg = <0x012 0x002>;
  135. #address-cells = <2>;
  136. #size-cells = <1>;
  137. clock-frequency = <0>; /* Filled in by U-Boot */
  138. /* ranges property is supplied by U-Boot */
  139. interrupts = <0x5 0x1>;
  140. interrupt-parent = <&UIC1>;
  141. nor_flash@0,0 {
  142. compatible = "amd,s29gl512n", "cfi-flash";
  143. bank-width = <2>;
  144. reg = <0x00000000 0x00000000 0x08000000>;
  145. #address-cells = <1>;
  146. #size-cells = <1>;
  147. partition@0 {
  148. label = "kernel + initrd";
  149. reg = <0x00000000 0x03de0000>;
  150. };
  151. partition@3de0000 {
  152. label = "user config area";
  153. reg = <0x03de0000 0x00080000>;
  154. };
  155. partition@3e60000 {
  156. label = "user program area";
  157. reg = <0x03e60000 0x04000000>;
  158. };
  159. partition@7e60000 {
  160. label = "flat device tree";
  161. reg = <0x07e60000 0x00080000>;
  162. };
  163. partition@7ee0000 {
  164. label = "test program";
  165. reg = <0x07ee0000 0x00080000>;
  166. };
  167. partition@7f60000 {
  168. label = "u-boot env";
  169. reg = <0x07f60000 0x00040000>;
  170. };
  171. partition@7fa0000 {
  172. label = "u-boot";
  173. reg = <0x07fa0000 0x00060000>;
  174. };
  175. };
  176. };
  177. UART0: serial@ef600200 {
  178. device_type = "serial";
  179. compatible = "ns16550";
  180. reg = <0xef600200 0x00000008>;
  181. virtual-reg = <0xef600200>;
  182. clock-frequency = <0>; /* Filled in by U-Boot */
  183. current-speed = <0>;
  184. interrupt-parent = <&UIC0>;
  185. interrupts = <0x1a 0x4>;
  186. };
  187. UART1: serial@ef600300 {
  188. device_type = "serial";
  189. compatible = "ns16550";
  190. reg = <0xef600300 0x00000008>;
  191. virtual-reg = <0xef600300>;
  192. clock-frequency = <0>; /* Filled in by U-Boot */
  193. current-speed = <0>;
  194. interrupt-parent = <&UIC0>;
  195. interrupts = <0x1 0x4>;
  196. };
  197. IIC0: i2c@ef600400 {
  198. compatible = "ibm,iic-405ex", "ibm,iic";
  199. reg = <0xef600400 0x00000014>;
  200. interrupt-parent = <&UIC0>;
  201. interrupts = <0x2 0x4>;
  202. #address-cells = <1>;
  203. #size-cells = <0>;
  204. rtc@68 {
  205. compatible = "dallas,ds1340";
  206. reg = <0x68>;
  207. };
  208. };
  209. IIC1: i2c@ef600500 {
  210. compatible = "ibm,iic-405ex", "ibm,iic";
  211. reg = <0xef600500 0x00000014>;
  212. interrupt-parent = <&UIC0>;
  213. interrupts = <0x7 0x4>;
  214. };
  215. RGMII0: emac-rgmii@ef600b00 {
  216. compatible = "ibm,rgmii-405ex", "ibm,rgmii";
  217. reg = <0xef600b00 0x00000104>;
  218. has-mdio;
  219. };
  220. EMAC0: ethernet@ef600900 {
  221. linux,network-index = <0x0>;
  222. device_type = "network";
  223. compatible = "ibm,emac-405ex", "ibm,emac4sync";
  224. interrupt-parent = <&EMAC0>;
  225. interrupts = <0x0 0x1>;
  226. #interrupt-cells = <1>;
  227. #address-cells = <0>;
  228. #size-cells = <0>;
  229. interrupt-map = </*Status*/ 0x0 &UIC0 0x18 0x4
  230. /*Wake*/ 0x1 &UIC1 0x1d 0x4>;
  231. reg = <0xef600900 0x000000c4>;
  232. local-mac-address = [000000000000]; /* Filled in by U-Boot */
  233. mal-device = <&MAL0>;
  234. mal-tx-channel = <0>;
  235. mal-rx-channel = <0>;
  236. cell-index = <0>;
  237. max-frame-size = <9000>;
  238. rx-fifo-size = <4096>;
  239. tx-fifo-size = <2048>;
  240. rx-fifo-size-gige = <16384>;
  241. tx-fifo-size-gige = <16384>;
  242. phy-mode = "rgmii";
  243. phy-map = <0x00000000>;
  244. rgmii-device = <&RGMII0>;
  245. rgmii-channel = <0>;
  246. has-inverted-stacr-oc;
  247. has-new-stacr-staopc;
  248. };
  249. EMAC1: ethernet@ef600a00 {
  250. linux,network-index = <0x1>;
  251. device_type = "network";
  252. compatible = "ibm,emac-405ex", "ibm,emac4sync";
  253. interrupt-parent = <&EMAC1>;
  254. interrupts = <0x0 0x1>;
  255. #interrupt-cells = <1>;
  256. #address-cells = <0>;
  257. #size-cells = <0>;
  258. interrupt-map = </*Status*/ 0x0 &UIC0 0x19 0x4
  259. /*Wake*/ 0x1 &UIC1 0x1f 0x4>;
  260. reg = <0xef600a00 0x000000c4>;
  261. local-mac-address = [000000000000]; /* Filled in by U-Boot */
  262. mal-device = <&MAL0>;
  263. mal-tx-channel = <1>;
  264. mal-rx-channel = <1>;
  265. cell-index = <1>;
  266. max-frame-size = <9000>;
  267. rx-fifo-size = <4096>;
  268. tx-fifo-size = <2048>;
  269. rx-fifo-size-gige = <16384>;
  270. tx-fifo-size-gige = <16384>;
  271. phy-mode = "rgmii";
  272. phy-map = <0x00000000>;
  273. rgmii-device = <&RGMII0>;
  274. rgmii-channel = <1>;
  275. has-inverted-stacr-oc;
  276. has-new-stacr-staopc;
  277. };
  278. GPIO: gpio@ef600800 {
  279. device_type = "gpio";
  280. compatible = "ibm,gpio-405ex", "ibm,ppc4xx-gpio";
  281. reg = <0xef600800 0x50>;
  282. };
  283. };
  284. };
  285. chosen {
  286. linux,stdout-path = "/plb/opb/serial@ef600200";
  287. };
  288. };