p1020rdb.dts 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /*
  2. * P1020 RDB Device Tree Source
  3. *
  4. * Copyright 2009-2011 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /include/ "p1020si-pre.dtsi"
  12. / {
  13. model = "fsl,P1020RDB";
  14. compatible = "fsl,P1020RDB";
  15. memory {
  16. device_type = "memory";
  17. };
  18. board_lbc: lbc: localbus@ffe05000 {
  19. reg = <0 0xffe05000 0 0x1000>;
  20. /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
  21. ranges = <0x0 0x0 0x0 0xef000000 0x01000000
  22. 0x1 0x0 0x0 0xffa00000 0x00040000
  23. 0x2 0x0 0x0 0xffb00000 0x00020000>;
  24. };
  25. board_soc: soc: soc@ffe00000 {
  26. ranges = <0x0 0x0 0xffe00000 0x100000>;
  27. };
  28. pci0: pcie@ffe09000 {
  29. ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
  30. 0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
  31. reg = <0 0xffe09000 0 0x1000>;
  32. pcie@0 {
  33. ranges = <0x2000000 0x0 0xa0000000
  34. 0x2000000 0x0 0xa0000000
  35. 0x0 0x20000000
  36. 0x1000000 0x0 0x0
  37. 0x1000000 0x0 0x0
  38. 0x0 0x100000>;
  39. };
  40. };
  41. pci1: pcie@ffe0a000 {
  42. reg = <0 0xffe0a000 0 0x1000>;
  43. ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
  44. 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
  45. pcie@0 {
  46. ranges = <0x2000000 0x0 0x80000000
  47. 0x2000000 0x0 0x80000000
  48. 0x0 0x20000000
  49. 0x1000000 0x0 0x0
  50. 0x1000000 0x0 0x0
  51. 0x0 0x100000>;
  52. };
  53. };
  54. };
  55. /include/ "p1020rdb.dtsi"
  56. /include/ "p1020si-post.dtsi"