arch.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * SGI specific setup.
  7. *
  8. * Copyright (C) 1995-1997,1999,2001-2005 Silicon Graphics, Inc. All rights reserved.
  9. * Copyright (C) 1999 Ralf Baechle (ralf@gnu.org)
  10. */
  11. #ifndef _ASM_IA64_SN_ARCH_H
  12. #define _ASM_IA64_SN_ARCH_H
  13. #include <linux/numa.h>
  14. #include <asm/types.h>
  15. #include <asm/percpu.h>
  16. #include <asm/sn/types.h>
  17. #include <asm/sn/sn_cpuid.h>
  18. /*
  19. * This is the maximum number of NUMALINK nodes that can be part of a single
  20. * SSI kernel. This number includes C-brick, M-bricks, and TIOs. Nodes in
  21. * remote partitions are NOT included in this number.
  22. * The number of compact nodes cannot exceed size of a coherency domain.
  23. * The purpose of this define is to specify a node count that includes
  24. * all C/M/TIO nodes in an SSI system.
  25. *
  26. * SGI system can currently support up to 256 C/M nodes plus additional TIO nodes.
  27. *
  28. * Note: ACPI20 has an architectural limit of 256 nodes. When we upgrade
  29. * to ACPI3.0, this limit will be removed. The notion of "compact nodes"
  30. * should be deleted and TIOs should be included in MAX_NUMNODES.
  31. */
  32. #define MAX_TIO_NODES MAX_NUMNODES
  33. #define MAX_COMPACT_NODES (MAX_NUMNODES + MAX_TIO_NODES)
  34. /*
  35. * Maximum number of nodes in all partitions and in all coherency domains.
  36. * This is the total number of nodes accessible in the numalink fabric. It
  37. * includes all C & M bricks, plus all TIOs.
  38. *
  39. * This value is also the value of the maximum number of NASIDs in the numalink
  40. * fabric.
  41. */
  42. #define MAX_NUMALINK_NODES 16384
  43. /*
  44. * The following defines attributes of the HUB chip. These attributes are
  45. * frequently referenced. They are kept in the per-cpu data areas of each cpu.
  46. * They are kept together in a struct to minimize cache misses.
  47. */
  48. struct sn_hub_info_s {
  49. u8 shub2;
  50. u8 nasid_shift;
  51. u8 as_shift;
  52. u8 shub_1_1_found;
  53. u16 nasid_bitmask;
  54. };
  55. DECLARE_PER_CPU(struct sn_hub_info_s, __sn_hub_info);
  56. #define sn_hub_info this_cpu_ptr(&__sn_hub_info)
  57. #define is_shub2() (sn_hub_info->shub2)
  58. #define is_shub1() (sn_hub_info->shub2 == 0)
  59. /*
  60. * Use this macro to test if shub 1.1 wars should be enabled
  61. */
  62. #define enable_shub_wars_1_1() (sn_hub_info->shub_1_1_found)
  63. /*
  64. * Compact node ID to nasid mappings kept in the per-cpu data areas of each
  65. * cpu.
  66. */
  67. DECLARE_PER_CPU(short, __sn_cnodeid_to_nasid[MAX_COMPACT_NODES]);
  68. #define sn_cnodeid_to_nasid this_cpu_ptr(&__sn_cnodeid_to_nasid[0])
  69. extern u8 sn_partition_id;
  70. extern u8 sn_system_size;
  71. extern u8 sn_sharing_domain_size;
  72. extern u8 sn_region_size;
  73. extern void sn_flush_all_caches(long addr, long bytes);
  74. extern bool sn_cpu_disable_allowed(int cpu);
  75. #endif /* _ASM_IA64_SN_ARCH_H */