cpu-db8500.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
  1. /*
  2. * Copyright (C) 2008-2009 ST-Ericsson SA
  3. *
  4. * Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2, as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/types.h>
  12. #include <linux/init.h>
  13. #include <linux/device.h>
  14. #include <linux/amba/bus.h>
  15. #include <linux/init.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/irq.h>
  18. #include <linux/irqchip.h>
  19. #include <linux/irqchip/arm-gic.h>
  20. #include <linux/mfd/dbx500-prcmu.h>
  21. #include <linux/platform_data/arm-ux500-pm.h>
  22. #include <linux/platform_device.h>
  23. #include <linux/io.h>
  24. #include <linux/of.h>
  25. #include <linux/of_address.h>
  26. #include <linux/of_platform.h>
  27. #include <linux/perf/arm_pmu.h>
  28. #include <linux/regulator/machine.h>
  29. #include <asm/outercache.h>
  30. #include <asm/hardware/cache-l2x0.h>
  31. #include <asm/mach/map.h>
  32. #include <asm/mach/arch.h>
  33. #include "setup.h"
  34. #include "board-mop500.h"
  35. #include "db8500-regs.h"
  36. static int __init ux500_l2x0_unlock(void)
  37. {
  38. int i;
  39. struct device_node *np;
  40. void __iomem *l2x0_base;
  41. np = of_find_compatible_node(NULL, NULL, "arm,pl310-cache");
  42. l2x0_base = of_iomap(np, 0);
  43. of_node_put(np);
  44. if (!l2x0_base)
  45. return -ENODEV;
  46. /*
  47. * Unlock Data and Instruction Lock if locked. Ux500 U-Boot versions
  48. * apparently locks both caches before jumping to the kernel. The
  49. * l2x0 core will not touch the unlock registers if the l2x0 is
  50. * already enabled, so we do it right here instead. The PL310 has
  51. * 8 sets of registers, one per possible CPU.
  52. */
  53. for (i = 0; i < 8; i++) {
  54. writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_D_BASE +
  55. i * L2X0_LOCKDOWN_STRIDE);
  56. writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_I_BASE +
  57. i * L2X0_LOCKDOWN_STRIDE);
  58. }
  59. iounmap(l2x0_base);
  60. return 0;
  61. }
  62. static void ux500_l2c310_write_sec(unsigned long val, unsigned reg)
  63. {
  64. /*
  65. * We can't write to secure registers as we are in non-secure
  66. * mode, until we have some SMI service available.
  67. */
  68. }
  69. /*
  70. * FIXME: Should we set up the GPIO domain here?
  71. *
  72. * The problem is that we cannot put the interrupt resources into the platform
  73. * device until the irqdomain has been added. Right now, we set the GIC interrupt
  74. * domain from init_irq(), then load the gpio driver from
  75. * core_initcall(nmk_gpio_init) and add the platform devices from
  76. * arch_initcall(customize_machine).
  77. *
  78. * This feels fragile because it depends on the gpio device getting probed
  79. * _before_ any device uses the gpio interrupts.
  80. */
  81. static void __init ux500_init_irq(void)
  82. {
  83. struct device_node *np;
  84. struct resource r;
  85. irqchip_init();
  86. np = of_find_compatible_node(NULL, NULL, "stericsson,db8500-prcmu");
  87. of_address_to_resource(np, 0, &r);
  88. of_node_put(np);
  89. if (!r.start) {
  90. pr_err("could not find PRCMU base resource\n");
  91. return;
  92. }
  93. prcmu_early_init(r.start, r.end-r.start);
  94. ux500_pm_init(r.start, r.end-r.start);
  95. /* Unlock before init */
  96. ux500_l2x0_unlock();
  97. outer_cache.write_sec = ux500_l2c310_write_sec;
  98. }
  99. static void ux500_restart(enum reboot_mode mode, const char *cmd)
  100. {
  101. local_irq_disable();
  102. local_fiq_disable();
  103. prcmu_system_reset(0);
  104. }
  105. /*
  106. * The PMU IRQ lines of two cores are wired together into a single interrupt.
  107. * Bounce the interrupt to the other core if it's not ours.
  108. */
  109. static irqreturn_t db8500_pmu_handler(int irq, void *dev, irq_handler_t handler)
  110. {
  111. irqreturn_t ret = handler(irq, dev);
  112. int other = !smp_processor_id();
  113. if (ret == IRQ_NONE && cpu_online(other))
  114. irq_set_affinity(irq, cpumask_of(other));
  115. /*
  116. * We should be able to get away with the amount of IRQ_NONEs we give,
  117. * while still having the spurious IRQ detection code kick in if the
  118. * interrupt really starts hitting spuriously.
  119. */
  120. return ret;
  121. }
  122. static struct arm_pmu_platdata db8500_pmu_platdata = {
  123. .handle_irq = db8500_pmu_handler,
  124. };
  125. static struct of_dev_auxdata u8500_auxdata_lookup[] __initdata = {
  126. /* Requires call-back bindings. */
  127. OF_DEV_AUXDATA("arm,cortex-a9-pmu", 0, "arm-pmu", &db8500_pmu_platdata),
  128. /* Requires DMA bindings. */
  129. OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80123000,
  130. "ux500-msp-i2s.0", &msp0_platform_data),
  131. OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80124000,
  132. "ux500-msp-i2s.1", &msp1_platform_data),
  133. OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80117000,
  134. "ux500-msp-i2s.2", &msp2_platform_data),
  135. OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80125000,
  136. "ux500-msp-i2s.3", &msp3_platform_data),
  137. /* Requires non-DT:able platform data. */
  138. OF_DEV_AUXDATA("stericsson,db8500-prcmu", 0x80157000, "db8500-prcmu", NULL),
  139. OF_DEV_AUXDATA("stericsson,ux500-cryp", 0xa03cb000, "cryp1", NULL),
  140. OF_DEV_AUXDATA("stericsson,ux500-hash", 0xa03c2000, "hash1", NULL),
  141. OF_DEV_AUXDATA("stericsson,snd-soc-mop500", 0, "snd-soc-mop500.0",
  142. NULL),
  143. {},
  144. };
  145. static struct of_dev_auxdata u8540_auxdata_lookup[] __initdata = {
  146. OF_DEV_AUXDATA("stericsson,db8500-prcmu", 0x80157000, "db8500-prcmu", NULL),
  147. {},
  148. };
  149. static const struct of_device_id u8500_local_bus_nodes[] = {
  150. /* only create devices below soc node */
  151. { .compatible = "stericsson,db8500", },
  152. { .compatible = "stericsson,db8500-prcmu", },
  153. { .compatible = "simple-bus"},
  154. { },
  155. };
  156. static void __init u8500_init_machine(void)
  157. {
  158. /* automatically probe child nodes of dbx5x0 devices */
  159. if (of_machine_is_compatible("st-ericsson,u8540"))
  160. of_platform_populate(NULL, u8500_local_bus_nodes,
  161. u8540_auxdata_lookup, NULL);
  162. else
  163. of_platform_populate(NULL, u8500_local_bus_nodes,
  164. u8500_auxdata_lookup, NULL);
  165. }
  166. static const char * stericsson_dt_platform_compat[] = {
  167. "st-ericsson,u8500",
  168. "st-ericsson,u8540",
  169. "st-ericsson,u9500",
  170. "st-ericsson,u9540",
  171. NULL,
  172. };
  173. DT_MACHINE_START(U8500_DT, "ST-Ericsson Ux5x0 platform (Device Tree Support)")
  174. .l2c_aux_val = 0,
  175. .l2c_aux_mask = ~0,
  176. .init_irq = ux500_init_irq,
  177. .init_machine = u8500_init_machine,
  178. .dt_compat = stericsson_dt_platform_compat,
  179. .restart = ux500_restart,
  180. MACHINE_END