exynos.c 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /*
  2. * SAMSUNG EXYNOS Flattened Device Tree enabled machine
  3. *
  4. * Copyright (c) 2010-2014 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/init.h>
  12. #include <linux/io.h>
  13. #include <linux/of.h>
  14. #include <linux/of_address.h>
  15. #include <linux/of_fdt.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/irqchip.h>
  18. #include <linux/soc/samsung/exynos-regs-pmu.h>
  19. #include <asm/cacheflush.h>
  20. #include <asm/hardware/cache-l2x0.h>
  21. #include <asm/mach/arch.h>
  22. #include <asm/mach/map.h>
  23. #include <mach/map.h>
  24. #include <plat/cpu.h>
  25. #include "common.h"
  26. static struct map_desc exynos4_iodesc[] __initdata = {
  27. {
  28. .virtual = (unsigned long)S5P_VA_COREPERI_BASE,
  29. .pfn = __phys_to_pfn(EXYNOS4_PA_COREPERI),
  30. .length = SZ_8K,
  31. .type = MT_DEVICE,
  32. },
  33. };
  34. static struct platform_device exynos_cpuidle = {
  35. .name = "exynos_cpuidle",
  36. #ifdef CONFIG_ARM_EXYNOS_CPUIDLE
  37. .dev.platform_data = exynos_enter_aftr,
  38. #endif
  39. .id = -1,
  40. };
  41. void __iomem *sysram_base_addr;
  42. void __iomem *sysram_ns_base_addr;
  43. void __init exynos_sysram_init(void)
  44. {
  45. struct device_node *node;
  46. for_each_compatible_node(node, NULL, "samsung,exynos4210-sysram") {
  47. if (!of_device_is_available(node))
  48. continue;
  49. sysram_base_addr = of_iomap(node, 0);
  50. break;
  51. }
  52. for_each_compatible_node(node, NULL, "samsung,exynos4210-sysram-ns") {
  53. if (!of_device_is_available(node))
  54. continue;
  55. sysram_ns_base_addr = of_iomap(node, 0);
  56. break;
  57. }
  58. }
  59. static void __init exynos_init_late(void)
  60. {
  61. if (of_machine_is_compatible("samsung,exynos5440"))
  62. /* to be supported later */
  63. return;
  64. exynos_pm_init();
  65. }
  66. static int __init exynos_fdt_map_chipid(unsigned long node, const char *uname,
  67. int depth, void *data)
  68. {
  69. struct map_desc iodesc;
  70. const __be32 *reg;
  71. int len;
  72. if (!of_flat_dt_is_compatible(node, "samsung,exynos4210-chipid") &&
  73. !of_flat_dt_is_compatible(node, "samsung,exynos5440-clock"))
  74. return 0;
  75. reg = of_get_flat_dt_prop(node, "reg", &len);
  76. if (reg == NULL || len != (sizeof(unsigned long) * 2))
  77. return 0;
  78. iodesc.pfn = __phys_to_pfn(be32_to_cpu(reg[0]));
  79. iodesc.length = be32_to_cpu(reg[1]) - 1;
  80. iodesc.virtual = (unsigned long)S5P_VA_CHIPID;
  81. iodesc.type = MT_DEVICE;
  82. iotable_init(&iodesc, 1);
  83. return 1;
  84. }
  85. /*
  86. * exynos_map_io
  87. *
  88. * register the standard cpu IO areas
  89. */
  90. static void __init exynos_map_io(void)
  91. {
  92. if (soc_is_exynos4())
  93. iotable_init(exynos4_iodesc, ARRAY_SIZE(exynos4_iodesc));
  94. }
  95. static void __init exynos_init_io(void)
  96. {
  97. debug_ll_io_init();
  98. of_scan_flat_dt(exynos_fdt_map_chipid, NULL);
  99. /* detect cpu id and rev. */
  100. s5p_init_cpu(S5P_VA_CHIPID);
  101. exynos_map_io();
  102. }
  103. /*
  104. * Set or clear the USE_DELAYED_RESET_ASSERTION option. Used by smp code
  105. * and suspend.
  106. *
  107. * This is necessary only on Exynos4 SoCs. When system is running
  108. * USE_DELAYED_RESET_ASSERTION should be set so the ARM CLK clock down
  109. * feature could properly detect global idle state when secondary CPU is
  110. * powered down.
  111. *
  112. * However this should not be set when such system is going into suspend.
  113. */
  114. void exynos_set_delayed_reset_assertion(bool enable)
  115. {
  116. if (of_machine_is_compatible("samsung,exynos4")) {
  117. unsigned int tmp, core_id;
  118. for (core_id = 0; core_id < num_possible_cpus(); core_id++) {
  119. tmp = pmu_raw_readl(EXYNOS_ARM_CORE_OPTION(core_id));
  120. if (enable)
  121. tmp |= S5P_USE_DELAYED_RESET_ASSERTION;
  122. else
  123. tmp &= ~(S5P_USE_DELAYED_RESET_ASSERTION);
  124. pmu_raw_writel(tmp, EXYNOS_ARM_CORE_OPTION(core_id));
  125. }
  126. }
  127. }
  128. /*
  129. * Apparently, these SoCs are not able to wake-up from suspend using
  130. * the PMU. Too bad. Should they suddenly become capable of such a
  131. * feat, the matches below should be moved to suspend.c.
  132. */
  133. static const struct of_device_id exynos_dt_pmu_match[] = {
  134. { .compatible = "samsung,exynos5260-pmu" },
  135. { .compatible = "samsung,exynos5410-pmu" },
  136. { /*sentinel*/ },
  137. };
  138. static void exynos_map_pmu(void)
  139. {
  140. struct device_node *np;
  141. np = of_find_matching_node(NULL, exynos_dt_pmu_match);
  142. if (np)
  143. pmu_base_addr = of_iomap(np, 0);
  144. }
  145. static void __init exynos_init_irq(void)
  146. {
  147. irqchip_init();
  148. /*
  149. * Since platsmp.c needs pmu base address by the time
  150. * DT is not unflatten so we can't use DT APIs before
  151. * init_irq
  152. */
  153. exynos_map_pmu();
  154. }
  155. static void __init exynos_dt_machine_init(void)
  156. {
  157. /*
  158. * This is called from smp_prepare_cpus if we've built for SMP, but
  159. * we still need to set it up for PM and firmware ops if not.
  160. */
  161. if (!IS_ENABLED(CONFIG_SMP))
  162. exynos_sysram_init();
  163. #if defined(CONFIG_SMP) && defined(CONFIG_ARM_EXYNOS_CPUIDLE)
  164. if (of_machine_is_compatible("samsung,exynos4210") ||
  165. of_machine_is_compatible("samsung,exynos3250"))
  166. exynos_cpuidle.dev.platform_data = &cpuidle_coupled_exynos_data;
  167. #endif
  168. if (of_machine_is_compatible("samsung,exynos4210") ||
  169. of_machine_is_compatible("samsung,exynos4212") ||
  170. (of_machine_is_compatible("samsung,exynos4412") &&
  171. of_machine_is_compatible("samsung,trats2")) ||
  172. of_machine_is_compatible("samsung,exynos3250") ||
  173. of_machine_is_compatible("samsung,exynos5250"))
  174. platform_device_register(&exynos_cpuidle);
  175. }
  176. static char const *const exynos_dt_compat[] __initconst = {
  177. "samsung,exynos3",
  178. "samsung,exynos3250",
  179. "samsung,exynos4",
  180. "samsung,exynos4210",
  181. "samsung,exynos4212",
  182. "samsung,exynos4412",
  183. "samsung,exynos4415",
  184. "samsung,exynos5",
  185. "samsung,exynos5250",
  186. "samsung,exynos5260",
  187. "samsung,exynos5420",
  188. "samsung,exynos5440",
  189. NULL
  190. };
  191. static void __init exynos_dt_fixup(void)
  192. {
  193. /*
  194. * Some versions of uboot pass garbage entries in the memory node,
  195. * use the old CONFIG_ARM_NR_BANKS
  196. */
  197. of_fdt_limit_memory(8);
  198. }
  199. DT_MACHINE_START(EXYNOS_DT, "SAMSUNG EXYNOS (Flattened Device Tree)")
  200. /* Maintainer: Thomas Abraham <thomas.abraham@linaro.org> */
  201. /* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
  202. .l2c_aux_val = 0x3c400001,
  203. .l2c_aux_mask = 0xc20fffff,
  204. .smp = smp_ops(exynos_smp_ops),
  205. .map_io = exynos_init_io,
  206. .init_early = exynos_firmware_init,
  207. .init_irq = exynos_init_irq,
  208. .init_machine = exynos_dt_machine_init,
  209. .init_late = exynos_init_late,
  210. .dt_compat = exynos_dt_compat,
  211. .dt_fixup = exynos_dt_fixup,
  212. MACHINE_END