board-da830-evm.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678
  1. /*
  2. * TI DA830/OMAP L137 EVM board
  3. *
  4. * Author: Mark A. Greer <mgreer@mvista.com>
  5. * Derived from: arch/arm/mach-davinci/board-dm644x-evm.c
  6. *
  7. * 2007, 2009 (c) MontaVista Software, Inc. This file is licensed under
  8. * the terms of the GNU General Public License version 2. This program
  9. * is licensed "as is" without any warranty of any kind, whether express
  10. * or implied.
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/console.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/gpio.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/i2c.h>
  19. #include <linux/i2c/pcf857x.h>
  20. #include <linux/platform_data/at24.h>
  21. #include <linux/mtd/mtd.h>
  22. #include <linux/mtd/partitions.h>
  23. #include <linux/spi/spi.h>
  24. #include <linux/spi/flash.h>
  25. #include <linux/platform_data/gpio-davinci.h>
  26. #include <linux/platform_data/mtd-davinci.h>
  27. #include <linux/platform_data/mtd-davinci-aemif.h>
  28. #include <linux/platform_data/spi-davinci.h>
  29. #include <linux/platform_data/usb-davinci.h>
  30. #include <asm/mach-types.h>
  31. #include <asm/mach/arch.h>
  32. #include <mach/common.h>
  33. #include "cp_intc.h"
  34. #include <mach/mux.h>
  35. #include <mach/da8xx.h>
  36. #define DA830_EVM_PHY_ID ""
  37. /*
  38. * USB1 VBUS is controlled by GPIO1[15], over-current is reported on GPIO2[4].
  39. */
  40. #define ON_BD_USB_DRV GPIO_TO_PIN(1, 15)
  41. #define ON_BD_USB_OVC GPIO_TO_PIN(2, 4)
  42. static const short da830_evm_usb11_pins[] = {
  43. DA830_GPIO1_15, DA830_GPIO2_4,
  44. -1
  45. };
  46. static da8xx_ocic_handler_t da830_evm_usb_ocic_handler;
  47. static int da830_evm_usb_set_power(unsigned port, int on)
  48. {
  49. gpio_set_value(ON_BD_USB_DRV, on);
  50. return 0;
  51. }
  52. static int da830_evm_usb_get_power(unsigned port)
  53. {
  54. return gpio_get_value(ON_BD_USB_DRV);
  55. }
  56. static int da830_evm_usb_get_oci(unsigned port)
  57. {
  58. return !gpio_get_value(ON_BD_USB_OVC);
  59. }
  60. static irqreturn_t da830_evm_usb_ocic_irq(int, void *);
  61. static int da830_evm_usb_ocic_notify(da8xx_ocic_handler_t handler)
  62. {
  63. int irq = gpio_to_irq(ON_BD_USB_OVC);
  64. int error = 0;
  65. if (handler != NULL) {
  66. da830_evm_usb_ocic_handler = handler;
  67. error = request_irq(irq, da830_evm_usb_ocic_irq,
  68. IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
  69. "OHCI over-current indicator", NULL);
  70. if (error)
  71. pr_err("%s: could not request IRQ to watch over-current indicator changes\n",
  72. __func__);
  73. } else
  74. free_irq(irq, NULL);
  75. return error;
  76. }
  77. static struct da8xx_ohci_root_hub da830_evm_usb11_pdata = {
  78. .set_power = da830_evm_usb_set_power,
  79. .get_power = da830_evm_usb_get_power,
  80. .get_oci = da830_evm_usb_get_oci,
  81. .ocic_notify = da830_evm_usb_ocic_notify,
  82. /* TPS2065 switch @ 5V */
  83. .potpgt = (3 + 1) / 2, /* 3 ms max */
  84. };
  85. static irqreturn_t da830_evm_usb_ocic_irq(int irq, void *dev_id)
  86. {
  87. da830_evm_usb_ocic_handler(&da830_evm_usb11_pdata, 1);
  88. return IRQ_HANDLED;
  89. }
  90. static __init void da830_evm_usb_init(void)
  91. {
  92. u32 cfgchip2;
  93. int ret;
  94. /*
  95. * Set up USB clock/mode in the CFGCHIP2 register.
  96. * FYI: CFGCHIP2 is 0x0000ef00 initially.
  97. */
  98. cfgchip2 = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP2_REG));
  99. /* USB2.0 PHY reference clock is 24 MHz */
  100. cfgchip2 &= ~CFGCHIP2_REFFREQ;
  101. cfgchip2 |= CFGCHIP2_REFFREQ_24MHZ;
  102. /*
  103. * Select internal reference clock for USB 2.0 PHY
  104. * and use it as a clock source for USB 1.1 PHY
  105. * (this is the default setting anyway).
  106. */
  107. cfgchip2 &= ~CFGCHIP2_USB1PHYCLKMUX;
  108. cfgchip2 |= CFGCHIP2_USB2PHYCLKMUX;
  109. /*
  110. * We have to override VBUS/ID signals when MUSB is configured into the
  111. * host-only mode -- ID pin will float if no cable is connected, so the
  112. * controller won't be able to drive VBUS thinking that it's a B-device.
  113. * Otherwise, we want to use the OTG mode and enable VBUS comparators.
  114. */
  115. cfgchip2 &= ~CFGCHIP2_OTGMODE;
  116. #ifdef CONFIG_USB_MUSB_HOST
  117. cfgchip2 |= CFGCHIP2_FORCE_HOST;
  118. #else
  119. cfgchip2 |= CFGCHIP2_SESENDEN | CFGCHIP2_VBDTCTEN;
  120. #endif
  121. __raw_writel(cfgchip2, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP2_REG));
  122. /* USB_REFCLKIN is not used. */
  123. ret = davinci_cfg_reg(DA830_USB0_DRVVBUS);
  124. if (ret)
  125. pr_warn("%s: USB 2.0 PinMux setup failed: %d\n", __func__, ret);
  126. else {
  127. /*
  128. * TPS2065 switch @ 5V supplies 1 A (sustains 1.5 A),
  129. * with the power on to power good time of 3 ms.
  130. */
  131. ret = da8xx_register_usb20(1000, 3);
  132. if (ret)
  133. pr_warn("%s: USB 2.0 registration failed: %d\n",
  134. __func__, ret);
  135. }
  136. ret = davinci_cfg_reg_list(da830_evm_usb11_pins);
  137. if (ret) {
  138. pr_warn("%s: USB 1.1 PinMux setup failed: %d\n", __func__, ret);
  139. return;
  140. }
  141. ret = gpio_request(ON_BD_USB_DRV, "ON_BD_USB_DRV");
  142. if (ret) {
  143. pr_err("%s: failed to request GPIO for USB 1.1 port power control: %d\n",
  144. __func__, ret);
  145. return;
  146. }
  147. gpio_direction_output(ON_BD_USB_DRV, 0);
  148. ret = gpio_request(ON_BD_USB_OVC, "ON_BD_USB_OVC");
  149. if (ret) {
  150. pr_err("%s: failed to request GPIO for USB 1.1 port over-current indicator: %d\n",
  151. __func__, ret);
  152. return;
  153. }
  154. gpio_direction_input(ON_BD_USB_OVC);
  155. ret = da8xx_register_usb11(&da830_evm_usb11_pdata);
  156. if (ret)
  157. pr_warn("%s: USB 1.1 registration failed: %d\n", __func__, ret);
  158. }
  159. static const short da830_evm_mcasp1_pins[] = {
  160. DA830_AHCLKX1, DA830_ACLKX1, DA830_AFSX1, DA830_AHCLKR1, DA830_AFSR1,
  161. DA830_AMUTE1, DA830_AXR1_0, DA830_AXR1_1, DA830_AXR1_2, DA830_AXR1_5,
  162. DA830_ACLKR1, DA830_AXR1_6, DA830_AXR1_7, DA830_AXR1_8, DA830_AXR1_10,
  163. DA830_AXR1_11,
  164. -1
  165. };
  166. static u8 da830_iis_serializer_direction[] = {
  167. RX_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE,
  168. INACTIVE_MODE, TX_MODE, INACTIVE_MODE, INACTIVE_MODE,
  169. INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE,
  170. };
  171. static struct snd_platform_data da830_evm_snd_data = {
  172. .tx_dma_offset = 0x2000,
  173. .rx_dma_offset = 0x2000,
  174. .op_mode = DAVINCI_MCASP_IIS_MODE,
  175. .num_serializer = ARRAY_SIZE(da830_iis_serializer_direction),
  176. .tdm_slots = 2,
  177. .serial_dir = da830_iis_serializer_direction,
  178. .asp_chan_q = EVENTQ_0,
  179. .version = MCASP_VERSION_2,
  180. .txnumevt = 1,
  181. .rxnumevt = 1,
  182. };
  183. /*
  184. * GPIO2[1] is used as MMC_SD_WP and GPIO2[2] as MMC_SD_INS.
  185. */
  186. static const short da830_evm_mmc_sd_pins[] = {
  187. DA830_MMCSD_DAT_0, DA830_MMCSD_DAT_1, DA830_MMCSD_DAT_2,
  188. DA830_MMCSD_DAT_3, DA830_MMCSD_DAT_4, DA830_MMCSD_DAT_5,
  189. DA830_MMCSD_DAT_6, DA830_MMCSD_DAT_7, DA830_MMCSD_CLK,
  190. DA830_MMCSD_CMD, DA830_GPIO2_1, DA830_GPIO2_2,
  191. -1
  192. };
  193. #define DA830_MMCSD_WP_PIN GPIO_TO_PIN(2, 1)
  194. #define DA830_MMCSD_CD_PIN GPIO_TO_PIN(2, 2)
  195. static int da830_evm_mmc_get_ro(int index)
  196. {
  197. return gpio_get_value(DA830_MMCSD_WP_PIN);
  198. }
  199. static int da830_evm_mmc_get_cd(int index)
  200. {
  201. return !gpio_get_value(DA830_MMCSD_CD_PIN);
  202. }
  203. static struct davinci_mmc_config da830_evm_mmc_config = {
  204. .get_ro = da830_evm_mmc_get_ro,
  205. .get_cd = da830_evm_mmc_get_cd,
  206. .wires = 8,
  207. .max_freq = 50000000,
  208. .caps = MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED,
  209. };
  210. static inline void da830_evm_init_mmc(void)
  211. {
  212. int ret;
  213. ret = davinci_cfg_reg_list(da830_evm_mmc_sd_pins);
  214. if (ret) {
  215. pr_warn("%s: mmc/sd mux setup failed: %d\n", __func__, ret);
  216. return;
  217. }
  218. ret = gpio_request(DA830_MMCSD_WP_PIN, "MMC WP");
  219. if (ret) {
  220. pr_warn("%s: can not open GPIO %d\n",
  221. __func__, DA830_MMCSD_WP_PIN);
  222. return;
  223. }
  224. gpio_direction_input(DA830_MMCSD_WP_PIN);
  225. ret = gpio_request(DA830_MMCSD_CD_PIN, "MMC CD\n");
  226. if (ret) {
  227. pr_warn("%s: can not open GPIO %d\n",
  228. __func__, DA830_MMCSD_CD_PIN);
  229. return;
  230. }
  231. gpio_direction_input(DA830_MMCSD_CD_PIN);
  232. ret = da8xx_register_mmcsd0(&da830_evm_mmc_config);
  233. if (ret) {
  234. pr_warn("%s: mmc/sd registration failed: %d\n", __func__, ret);
  235. gpio_free(DA830_MMCSD_WP_PIN);
  236. }
  237. }
  238. /*
  239. * UI board NAND/NOR flashes only use 8-bit data bus.
  240. */
  241. static const short da830_evm_emif25_pins[] = {
  242. DA830_EMA_D_0, DA830_EMA_D_1, DA830_EMA_D_2, DA830_EMA_D_3,
  243. DA830_EMA_D_4, DA830_EMA_D_5, DA830_EMA_D_6, DA830_EMA_D_7,
  244. DA830_EMA_A_0, DA830_EMA_A_1, DA830_EMA_A_2, DA830_EMA_A_3,
  245. DA830_EMA_A_4, DA830_EMA_A_5, DA830_EMA_A_6, DA830_EMA_A_7,
  246. DA830_EMA_A_8, DA830_EMA_A_9, DA830_EMA_A_10, DA830_EMA_A_11,
  247. DA830_EMA_A_12, DA830_EMA_BA_0, DA830_EMA_BA_1, DA830_NEMA_WE,
  248. DA830_NEMA_CS_2, DA830_NEMA_CS_3, DA830_NEMA_OE, DA830_EMA_WAIT_0,
  249. -1
  250. };
  251. #define HAS_MMC IS_ENABLED(CONFIG_MMC_DAVINCI)
  252. #ifdef CONFIG_DA830_UI_NAND
  253. static struct mtd_partition da830_evm_nand_partitions[] = {
  254. /* bootloader (U-Boot, etc) in first sector */
  255. [0] = {
  256. .name = "bootloader",
  257. .offset = 0,
  258. .size = SZ_128K,
  259. .mask_flags = MTD_WRITEABLE, /* force read-only */
  260. },
  261. /* bootloader params in the next sector */
  262. [1] = {
  263. .name = "params",
  264. .offset = MTDPART_OFS_APPEND,
  265. .size = SZ_128K,
  266. .mask_flags = MTD_WRITEABLE, /* force read-only */
  267. },
  268. /* kernel */
  269. [2] = {
  270. .name = "kernel",
  271. .offset = MTDPART_OFS_APPEND,
  272. .size = SZ_2M,
  273. .mask_flags = 0,
  274. },
  275. /* file system */
  276. [3] = {
  277. .name = "filesystem",
  278. .offset = MTDPART_OFS_APPEND,
  279. .size = MTDPART_SIZ_FULL,
  280. .mask_flags = 0,
  281. }
  282. };
  283. /* flash bbt decriptors */
  284. static uint8_t da830_evm_nand_bbt_pattern[] = { 'B', 'b', 't', '0' };
  285. static uint8_t da830_evm_nand_mirror_pattern[] = { '1', 't', 'b', 'B' };
  286. static struct nand_bbt_descr da830_evm_nand_bbt_main_descr = {
  287. .options = NAND_BBT_LASTBLOCK | NAND_BBT_CREATE |
  288. NAND_BBT_WRITE | NAND_BBT_2BIT |
  289. NAND_BBT_VERSION | NAND_BBT_PERCHIP,
  290. .offs = 2,
  291. .len = 4,
  292. .veroffs = 16,
  293. .maxblocks = 4,
  294. .pattern = da830_evm_nand_bbt_pattern
  295. };
  296. static struct nand_bbt_descr da830_evm_nand_bbt_mirror_descr = {
  297. .options = NAND_BBT_LASTBLOCK | NAND_BBT_CREATE |
  298. NAND_BBT_WRITE | NAND_BBT_2BIT |
  299. NAND_BBT_VERSION | NAND_BBT_PERCHIP,
  300. .offs = 2,
  301. .len = 4,
  302. .veroffs = 16,
  303. .maxblocks = 4,
  304. .pattern = da830_evm_nand_mirror_pattern
  305. };
  306. static struct davinci_aemif_timing da830_evm_nandflash_timing = {
  307. .wsetup = 24,
  308. .wstrobe = 21,
  309. .whold = 14,
  310. .rsetup = 19,
  311. .rstrobe = 50,
  312. .rhold = 0,
  313. .ta = 20,
  314. };
  315. static struct davinci_nand_pdata da830_evm_nand_pdata = {
  316. .parts = da830_evm_nand_partitions,
  317. .nr_parts = ARRAY_SIZE(da830_evm_nand_partitions),
  318. .ecc_mode = NAND_ECC_HW,
  319. .ecc_bits = 4,
  320. .bbt_options = NAND_BBT_USE_FLASH,
  321. .bbt_td = &da830_evm_nand_bbt_main_descr,
  322. .bbt_md = &da830_evm_nand_bbt_mirror_descr,
  323. .timing = &da830_evm_nandflash_timing,
  324. };
  325. static struct resource da830_evm_nand_resources[] = {
  326. [0] = { /* First memory resource is NAND I/O window */
  327. .start = DA8XX_AEMIF_CS3_BASE,
  328. .end = DA8XX_AEMIF_CS3_BASE + PAGE_SIZE - 1,
  329. .flags = IORESOURCE_MEM,
  330. },
  331. [1] = { /* Second memory resource is AEMIF control registers */
  332. .start = DA8XX_AEMIF_CTL_BASE,
  333. .end = DA8XX_AEMIF_CTL_BASE + SZ_32K - 1,
  334. .flags = IORESOURCE_MEM,
  335. },
  336. };
  337. static struct platform_device da830_evm_nand_device = {
  338. .name = "davinci_nand",
  339. .id = 1,
  340. .dev = {
  341. .platform_data = &da830_evm_nand_pdata,
  342. },
  343. .num_resources = ARRAY_SIZE(da830_evm_nand_resources),
  344. .resource = da830_evm_nand_resources,
  345. };
  346. static inline void da830_evm_init_nand(int mux_mode)
  347. {
  348. int ret;
  349. if (HAS_MMC) {
  350. pr_warn("WARNING: both MMC/SD and NAND are enabled, but they share AEMIF pins\n"
  351. "\tDisable MMC/SD for NAND support\n");
  352. return;
  353. }
  354. ret = davinci_cfg_reg_list(da830_evm_emif25_pins);
  355. if (ret)
  356. pr_warn("%s: emif25 mux setup failed: %d\n", __func__, ret);
  357. ret = platform_device_register(&da830_evm_nand_device);
  358. if (ret)
  359. pr_warn("%s: NAND device not registered\n", __func__);
  360. if (davinci_aemif_setup(&da830_evm_nand_device))
  361. pr_warn("%s: Cannot configure AEMIF\n", __func__);
  362. gpio_direction_output(mux_mode, 1);
  363. }
  364. #else
  365. static inline void da830_evm_init_nand(int mux_mode) { }
  366. #endif
  367. #ifdef CONFIG_DA830_UI_LCD
  368. static inline void da830_evm_init_lcdc(int mux_mode)
  369. {
  370. int ret;
  371. ret = davinci_cfg_reg_list(da830_lcdcntl_pins);
  372. if (ret)
  373. pr_warn("%s: lcdcntl mux setup failed: %d\n", __func__, ret);
  374. ret = da8xx_register_lcdc(&sharp_lcd035q3dg01_pdata);
  375. if (ret)
  376. pr_warn("%s: lcd setup failed: %d\n", __func__, ret);
  377. gpio_direction_output(mux_mode, 0);
  378. }
  379. #else
  380. static inline void da830_evm_init_lcdc(int mux_mode) { }
  381. #endif
  382. static struct at24_platform_data da830_evm_i2c_eeprom_info = {
  383. .byte_len = SZ_256K / 8,
  384. .page_size = 64,
  385. .flags = AT24_FLAG_ADDR16,
  386. .setup = davinci_get_mac_addr,
  387. .context = (void *)0x7f00,
  388. };
  389. static int __init da830_evm_ui_expander_setup(struct i2c_client *client,
  390. int gpio, unsigned ngpio, void *context)
  391. {
  392. gpio_request(gpio + 6, "UI MUX_MODE");
  393. /* Drive mux mode low to match the default without UI card */
  394. gpio_direction_output(gpio + 6, 0);
  395. da830_evm_init_lcdc(gpio + 6);
  396. da830_evm_init_nand(gpio + 6);
  397. return 0;
  398. }
  399. static int da830_evm_ui_expander_teardown(struct i2c_client *client, int gpio,
  400. unsigned ngpio, void *context)
  401. {
  402. gpio_free(gpio + 6);
  403. return 0;
  404. }
  405. static struct pcf857x_platform_data __initdata da830_evm_ui_expander_info = {
  406. .gpio_base = DAVINCI_N_GPIO,
  407. .setup = da830_evm_ui_expander_setup,
  408. .teardown = da830_evm_ui_expander_teardown,
  409. };
  410. static struct i2c_board_info __initdata da830_evm_i2c_devices[] = {
  411. {
  412. I2C_BOARD_INFO("24c256", 0x50),
  413. .platform_data = &da830_evm_i2c_eeprom_info,
  414. },
  415. {
  416. I2C_BOARD_INFO("tlv320aic3x", 0x18),
  417. },
  418. {
  419. I2C_BOARD_INFO("pcf8574", 0x3f),
  420. .platform_data = &da830_evm_ui_expander_info,
  421. },
  422. };
  423. static struct davinci_i2c_platform_data da830_evm_i2c_0_pdata = {
  424. .bus_freq = 100, /* kHz */
  425. .bus_delay = 0, /* usec */
  426. };
  427. /*
  428. * The following EDMA channels/slots are not being used by drivers (for
  429. * example: Timer, GPIO, UART events etc) on da830/omap-l137 EVM, hence
  430. * they are being reserved for codecs on the DSP side.
  431. */
  432. static const s16 da830_dma_rsv_chans[][2] = {
  433. /* (offset, number) */
  434. { 8, 2},
  435. {12, 2},
  436. {24, 4},
  437. {30, 2},
  438. {-1, -1}
  439. };
  440. static const s16 da830_dma_rsv_slots[][2] = {
  441. /* (offset, number) */
  442. { 8, 2},
  443. {12, 2},
  444. {24, 4},
  445. {30, 26},
  446. {-1, -1}
  447. };
  448. static struct edma_rsv_info da830_edma_rsv[] = {
  449. {
  450. .rsv_chans = da830_dma_rsv_chans,
  451. .rsv_slots = da830_dma_rsv_slots,
  452. },
  453. };
  454. static struct mtd_partition da830evm_spiflash_part[] = {
  455. [0] = {
  456. .name = "DSP-UBL",
  457. .offset = 0,
  458. .size = SZ_8K,
  459. .mask_flags = MTD_WRITEABLE,
  460. },
  461. [1] = {
  462. .name = "ARM-UBL",
  463. .offset = MTDPART_OFS_APPEND,
  464. .size = SZ_16K + SZ_8K,
  465. .mask_flags = MTD_WRITEABLE,
  466. },
  467. [2] = {
  468. .name = "U-Boot",
  469. .offset = MTDPART_OFS_APPEND,
  470. .size = SZ_256K - SZ_32K,
  471. .mask_flags = MTD_WRITEABLE,
  472. },
  473. [3] = {
  474. .name = "U-Boot-Environment",
  475. .offset = MTDPART_OFS_APPEND,
  476. .size = SZ_16K,
  477. .mask_flags = 0,
  478. },
  479. [4] = {
  480. .name = "Kernel",
  481. .offset = MTDPART_OFS_APPEND,
  482. .size = MTDPART_SIZ_FULL,
  483. .mask_flags = 0,
  484. },
  485. };
  486. static struct flash_platform_data da830evm_spiflash_data = {
  487. .name = "m25p80",
  488. .parts = da830evm_spiflash_part,
  489. .nr_parts = ARRAY_SIZE(da830evm_spiflash_part),
  490. .type = "w25x32",
  491. };
  492. static struct davinci_spi_config da830evm_spiflash_cfg = {
  493. .io_type = SPI_IO_TYPE_DMA,
  494. .c2tdelay = 8,
  495. .t2cdelay = 8,
  496. };
  497. static struct spi_board_info da830evm_spi_info[] = {
  498. {
  499. .modalias = "m25p80",
  500. .platform_data = &da830evm_spiflash_data,
  501. .controller_data = &da830evm_spiflash_cfg,
  502. .mode = SPI_MODE_0,
  503. .max_speed_hz = 30000000,
  504. .bus_num = 0,
  505. .chip_select = 0,
  506. },
  507. };
  508. static __init void da830_evm_init(void)
  509. {
  510. struct davinci_soc_info *soc_info = &davinci_soc_info;
  511. int ret;
  512. ret = da830_register_gpio();
  513. if (ret)
  514. pr_warn("%s: GPIO init failed: %d\n", __func__, ret);
  515. ret = da830_register_edma(da830_edma_rsv);
  516. if (ret)
  517. pr_warn("%s: edma registration failed: %d\n", __func__, ret);
  518. ret = davinci_cfg_reg_list(da830_i2c0_pins);
  519. if (ret)
  520. pr_warn("%s: i2c0 mux setup failed: %d\n", __func__, ret);
  521. ret = da8xx_register_i2c(0, &da830_evm_i2c_0_pdata);
  522. if (ret)
  523. pr_warn("%s: i2c0 registration failed: %d\n", __func__, ret);
  524. da830_evm_usb_init();
  525. soc_info->emac_pdata->rmii_en = 1;
  526. soc_info->emac_pdata->phy_id = DA830_EVM_PHY_ID;
  527. ret = davinci_cfg_reg_list(da830_cpgmac_pins);
  528. if (ret)
  529. pr_warn("%s: cpgmac mux setup failed: %d\n", __func__, ret);
  530. ret = da8xx_register_emac();
  531. if (ret)
  532. pr_warn("%s: emac registration failed: %d\n", __func__, ret);
  533. ret = da8xx_register_watchdog();
  534. if (ret)
  535. pr_warn("%s: watchdog registration failed: %d\n",
  536. __func__, ret);
  537. davinci_serial_init(da8xx_serial_device);
  538. i2c_register_board_info(1, da830_evm_i2c_devices,
  539. ARRAY_SIZE(da830_evm_i2c_devices));
  540. ret = davinci_cfg_reg_list(da830_evm_mcasp1_pins);
  541. if (ret)
  542. pr_warn("%s: mcasp1 mux setup failed: %d\n", __func__, ret);
  543. da8xx_register_mcasp(1, &da830_evm_snd_data);
  544. da830_evm_init_mmc();
  545. ret = da8xx_register_rtc();
  546. if (ret)
  547. pr_warn("%s: rtc setup failed: %d\n", __func__, ret);
  548. ret = spi_register_board_info(da830evm_spi_info,
  549. ARRAY_SIZE(da830evm_spi_info));
  550. if (ret)
  551. pr_warn("%s: spi info registration failed: %d\n",
  552. __func__, ret);
  553. ret = da8xx_register_spi_bus(0, ARRAY_SIZE(da830evm_spi_info));
  554. if (ret)
  555. pr_warn("%s: spi 0 registration failed: %d\n", __func__, ret);
  556. }
  557. #ifdef CONFIG_SERIAL_8250_CONSOLE
  558. static int __init da830_evm_console_init(void)
  559. {
  560. if (!machine_is_davinci_da830_evm())
  561. return 0;
  562. return add_preferred_console("ttyS", 2, "115200");
  563. }
  564. console_initcall(da830_evm_console_init);
  565. #endif
  566. static void __init da830_evm_map_io(void)
  567. {
  568. da830_init();
  569. }
  570. MACHINE_START(DAVINCI_DA830_EVM, "DaVinci DA830/OMAP-L137/AM17x EVM")
  571. .atag_offset = 0x100,
  572. .map_io = da830_evm_map_io,
  573. .init_irq = cp_intc_init,
  574. .init_time = davinci_timer_init,
  575. .init_machine = da830_evm_init,
  576. .init_late = davinci_init_late,
  577. .dma_zone_size = SZ_128M,
  578. .restart = da8xx_restart,
  579. MACHINE_END