swp_emulate.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273
  1. /*
  2. * linux/arch/arm/kernel/swp_emulate.c
  3. *
  4. * Copyright (C) 2009 ARM Limited
  5. * __user_* functions adapted from include/asm/uaccess.h
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * Implements emulation of the SWP/SWPB instructions using load-exclusive and
  12. * store-exclusive for processors that have them disabled (or future ones that
  13. * might not implement them).
  14. *
  15. * Syntax of SWP{B} instruction: SWP{B}<c> <Rt>, <Rt2>, [<Rn>]
  16. * Where: Rt = destination
  17. * Rt2 = source
  18. * Rn = address
  19. */
  20. #include <linux/init.h>
  21. #include <linux/kernel.h>
  22. #include <linux/proc_fs.h>
  23. #include <linux/seq_file.h>
  24. #include <linux/sched.h>
  25. #include <linux/syscalls.h>
  26. #include <linux/perf_event.h>
  27. #include <asm/opcodes.h>
  28. #include <asm/system_info.h>
  29. #include <asm/traps.h>
  30. #include <asm/uaccess.h>
  31. /*
  32. * Error-checking SWP macros implemented using ldrex{b}/strex{b}
  33. */
  34. #define __user_swpX_asm(data, addr, res, temp, B) \
  35. __asm__ __volatile__( \
  36. "0: ldrex"B" %2, [%3]\n" \
  37. "1: strex"B" %0, %1, [%3]\n" \
  38. " cmp %0, #0\n" \
  39. " moveq %1, %2\n" \
  40. " movne %0, %4\n" \
  41. "2:\n" \
  42. " .section .text.fixup,\"ax\"\n" \
  43. " .align 2\n" \
  44. "3: mov %0, %5\n" \
  45. " b 2b\n" \
  46. " .previous\n" \
  47. " .section __ex_table,\"a\"\n" \
  48. " .align 3\n" \
  49. " .long 0b, 3b\n" \
  50. " .long 1b, 3b\n" \
  51. " .previous" \
  52. : "=&r" (res), "+r" (data), "=&r" (temp) \
  53. : "r" (addr), "i" (-EAGAIN), "i" (-EFAULT) \
  54. : "cc", "memory")
  55. #define __user_swp_asm(data, addr, res, temp) \
  56. __user_swpX_asm(data, addr, res, temp, "")
  57. #define __user_swpb_asm(data, addr, res, temp) \
  58. __user_swpX_asm(data, addr, res, temp, "b")
  59. /*
  60. * Macros/defines for extracting register numbers from instruction.
  61. */
  62. #define EXTRACT_REG_NUM(instruction, offset) \
  63. (((instruction) & (0xf << (offset))) >> (offset))
  64. #define RN_OFFSET 16
  65. #define RT_OFFSET 12
  66. #define RT2_OFFSET 0
  67. /*
  68. * Bit 22 of the instruction encoding distinguishes between
  69. * the SWP and SWPB variants (bit set means SWPB).
  70. */
  71. #define TYPE_SWPB (1 << 22)
  72. static unsigned long swpcounter;
  73. static unsigned long swpbcounter;
  74. static unsigned long abtcounter;
  75. static pid_t previous_pid;
  76. #ifdef CONFIG_PROC_FS
  77. static int proc_status_show(struct seq_file *m, void *v)
  78. {
  79. seq_printf(m, "Emulated SWP:\t\t%lu\n", swpcounter);
  80. seq_printf(m, "Emulated SWPB:\t\t%lu\n", swpbcounter);
  81. seq_printf(m, "Aborted SWP{B}:\t\t%lu\n", abtcounter);
  82. if (previous_pid != 0)
  83. seq_printf(m, "Last process:\t\t%d\n", previous_pid);
  84. return 0;
  85. }
  86. static int proc_status_open(struct inode *inode, struct file *file)
  87. {
  88. return single_open(file, proc_status_show, PDE_DATA(inode));
  89. }
  90. static const struct file_operations proc_status_fops = {
  91. .open = proc_status_open,
  92. .read = seq_read,
  93. .llseek = seq_lseek,
  94. .release = single_release,
  95. };
  96. #endif
  97. /*
  98. * Set up process info to signal segmentation fault - called on access error.
  99. */
  100. static void set_segfault(struct pt_regs *regs, unsigned long addr)
  101. {
  102. siginfo_t info;
  103. down_read(&current->mm->mmap_sem);
  104. if (find_vma(current->mm, addr) == NULL)
  105. info.si_code = SEGV_MAPERR;
  106. else
  107. info.si_code = SEGV_ACCERR;
  108. up_read(&current->mm->mmap_sem);
  109. info.si_signo = SIGSEGV;
  110. info.si_errno = 0;
  111. info.si_addr = (void *) instruction_pointer(regs);
  112. pr_debug("SWP{B} emulation: access caused memory abort!\n");
  113. arm_notify_die("Illegal memory access", regs, &info, 0, 0);
  114. abtcounter++;
  115. }
  116. static int emulate_swpX(unsigned int address, unsigned int *data,
  117. unsigned int type)
  118. {
  119. unsigned int res = 0;
  120. if ((type != TYPE_SWPB) && (address & 0x3)) {
  121. /* SWP to unaligned address not permitted */
  122. pr_debug("SWP instruction on unaligned pointer!\n");
  123. return -EFAULT;
  124. }
  125. while (1) {
  126. unsigned long temp;
  127. unsigned int __ua_flags;
  128. __ua_flags = uaccess_save_and_enable();
  129. if (type == TYPE_SWPB)
  130. __user_swpb_asm(*data, address, res, temp);
  131. else
  132. __user_swp_asm(*data, address, res, temp);
  133. uaccess_restore(__ua_flags);
  134. if (likely(res != -EAGAIN) || signal_pending(current))
  135. break;
  136. cond_resched();
  137. }
  138. if (res == 0) {
  139. if (type == TYPE_SWPB)
  140. swpbcounter++;
  141. else
  142. swpcounter++;
  143. }
  144. return res;
  145. }
  146. /*
  147. * swp_handler logs the id of calling process, dissects the instruction, sanity
  148. * checks the memory location, calls emulate_swpX for the actual operation and
  149. * deals with fixup/error handling before returning
  150. */
  151. static int swp_handler(struct pt_regs *regs, unsigned int instr)
  152. {
  153. unsigned int address, destreg, data, type;
  154. unsigned int res = 0;
  155. perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, regs, regs->ARM_pc);
  156. res = arm_check_condition(instr, regs->ARM_cpsr);
  157. switch (res) {
  158. case ARM_OPCODE_CONDTEST_PASS:
  159. break;
  160. case ARM_OPCODE_CONDTEST_FAIL:
  161. /* Condition failed - return to next instruction */
  162. regs->ARM_pc += 4;
  163. return 0;
  164. case ARM_OPCODE_CONDTEST_UNCOND:
  165. /* If unconditional encoding - not a SWP, undef */
  166. return -EFAULT;
  167. default:
  168. return -EINVAL;
  169. }
  170. if (current->pid != previous_pid) {
  171. pr_debug("\"%s\" (%ld) uses deprecated SWP{B} instruction\n",
  172. current->comm, (unsigned long)current->pid);
  173. previous_pid = current->pid;
  174. }
  175. address = regs->uregs[EXTRACT_REG_NUM(instr, RN_OFFSET)];
  176. data = regs->uregs[EXTRACT_REG_NUM(instr, RT2_OFFSET)];
  177. destreg = EXTRACT_REG_NUM(instr, RT_OFFSET);
  178. type = instr & TYPE_SWPB;
  179. pr_debug("addr in r%d->0x%08x, dest is r%d, source in r%d->0x%08x)\n",
  180. EXTRACT_REG_NUM(instr, RN_OFFSET), address,
  181. destreg, EXTRACT_REG_NUM(instr, RT2_OFFSET), data);
  182. /* Check access in reasonable access range for both SWP and SWPB */
  183. if (!access_ok(VERIFY_WRITE, (address & ~3), 4)) {
  184. pr_debug("SWP{B} emulation: access to %p not allowed!\n",
  185. (void *)address);
  186. res = -EFAULT;
  187. } else {
  188. res = emulate_swpX(address, &data, type);
  189. }
  190. if (res == 0) {
  191. /*
  192. * On successful emulation, revert the adjustment to the PC
  193. * made in kernel/traps.c in order to resume execution at the
  194. * instruction following the SWP{B}.
  195. */
  196. regs->ARM_pc += 4;
  197. regs->uregs[destreg] = data;
  198. } else if (res == -EFAULT) {
  199. /*
  200. * Memory errors do not mean emulation failed.
  201. * Set up signal info to return SEGV, then return OK
  202. */
  203. set_segfault(regs, address);
  204. }
  205. return 0;
  206. }
  207. /*
  208. * Only emulate SWP/SWPB executed in ARM state/User mode.
  209. * The kernel must be SWP free and SWP{B} does not exist in Thumb/ThumbEE.
  210. */
  211. static struct undef_hook swp_hook = {
  212. .instr_mask = 0x0fb00ff0,
  213. .instr_val = 0x01000090,
  214. .cpsr_mask = MODE_MASK | PSR_T_BIT | PSR_J_BIT,
  215. .cpsr_val = USR_MODE,
  216. .fn = swp_handler
  217. };
  218. /*
  219. * Register handler and create status file in /proc/cpu
  220. * Invoked as late_initcall, since not needed before init spawned.
  221. */
  222. static int __init swp_emulation_init(void)
  223. {
  224. if (cpu_architecture() < CPU_ARCH_ARMv7)
  225. return 0;
  226. #ifdef CONFIG_PROC_FS
  227. if (!proc_create("cpu/swp_emulation", S_IRUGO, NULL, &proc_status_fops))
  228. return -ENOMEM;
  229. #endif /* CONFIG_PROC_FS */
  230. pr_notice("Registering SWP/SWPB emulation handler\n");
  231. register_undef_hook(&swp_hook);
  232. return 0;
  233. }
  234. late_initcall(swp_emulation_init);