rockchip-usb-phy.txt 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. ROCKCHIP USB2 PHY
  2. Required properties:
  3. - compatible: matching the soc type, one of
  4. "rockchip,rk3066a-usb-phy"
  5. "rockchip,rk3188-usb-phy"
  6. "rockchip,rk3288-usb-phy"
  7. - #address-cells: should be 1
  8. - #size-cells: should be 0
  9. Deprecated properties:
  10. - rockchip,grf : phandle to the syscon managing the "general
  11. register files" - phy should be a child of the GRF instead
  12. Sub-nodes:
  13. Each PHY should be represented as a sub-node.
  14. Sub-nodes
  15. required properties:
  16. - #phy-cells: should be 0
  17. - reg: PHY configure reg address offset in GRF
  18. "0x320" - for PHY attach to OTG controller
  19. "0x334" - for PHY attach to HOST0 controller
  20. "0x348" - for PHY attach to HOST1 controller
  21. Optional Properties:
  22. - clocks : phandle + clock specifier for the phy clocks
  23. - clock-names: string, clock name, must be "phyclk"
  24. - #clock-cells: for users of the phy-pll, should be 0
  25. - reset-names: Only allow the following entries:
  26. - phy-reset
  27. - resets: Must contain an entry for each entry in reset-names.
  28. Example:
  29. grf: syscon@ff770000 {
  30. compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
  31. ...
  32. usbphy: phy {
  33. compatible = "rockchip,rk3288-usb-phy";
  34. #address-cells = <1>;
  35. #size-cells = <0>;
  36. usbphy0: usb-phy0 {
  37. #phy-cells = <0>;
  38. reg = <0x320>;
  39. };
  40. };
  41. };