rcar-gen2-phy.txt 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. * Renesas R-Car generation 2 USB PHY
  2. This file provides information on what the device node for the R-Car generation
  3. 2 USB PHY contains.
  4. Required properties:
  5. - compatible: "renesas,usb-phy-r8a7790" if the device is a part of R8A7790 SoC.
  6. "renesas,usb-phy-r8a7791" if the device is a part of R8A7791 SoC.
  7. "renesas,usb-phy-r8a7794" if the device is a part of R8A7794 SoC.
  8. "renesas,rcar-gen2-usb-phy" for a generic R-Car Gen2 compatible device.
  9. When compatible with the generic version, nodes must list the
  10. SoC-specific version corresponding to the platform first
  11. followed by the generic version.
  12. - reg: offset and length of the register block.
  13. - #address-cells: number of address cells for the USB channel subnodes, must
  14. be <1>.
  15. - #size-cells: number of size cells for the USB channel subnodes, must be <0>.
  16. - clocks: clock phandle and specifier pair.
  17. - clock-names: string, clock input name, must be "usbhs".
  18. The USB PHY device tree node should have the subnodes corresponding to the USB
  19. channels. These subnodes must contain the following properties:
  20. - reg: the USB controller selector; see the table below for the values.
  21. - #phy-cells: see phy-bindings.txt in the same directory, must be <1>.
  22. The phandle's argument in the PHY specifier is the USB controller selector for
  23. the USB channel; see the selector meanings below:
  24. +-----------+---------------+---------------+
  25. |\ Selector | | |
  26. + --------- + 0 | 1 |
  27. | Channel \| | |
  28. +-----------+---------------+---------------+
  29. | 0 | PCI EHCI/OHCI | HS-USB |
  30. | 2 | PCI EHCI/OHCI | xHCI |
  31. +-----------+---------------+---------------+
  32. Example (Lager board):
  33. usb-phy@e6590100 {
  34. compatible = "renesas,usb-phy-r8a7790", "renesas,rcar-gen2-usb-phy";
  35. reg = <0 0xe6590100 0 0x100>;
  36. #address-cells = <1>;
  37. #size-cells = <0>;
  38. clocks = <&mstp7_clks R8A7790_CLK_HSUSB>;
  39. clock-names = "usbhs";
  40. usb-channel@0 {
  41. reg = <0>;
  42. #phy-cells = <1>;
  43. };
  44. usb-channel@2 {
  45. reg = <2>;
  46. #phy-cells = <1>;
  47. };
  48. };