fsl-board.txt 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113
  1. Freescale Reference Board Bindings
  2. This document describes device tree bindings for various devices that
  3. exist on some Freescale reference boards.
  4. * Board Control and Status (BCSR)
  5. Required properties:
  6. - compatible : Should be "fsl,<board>-bcsr"
  7. - reg : Offset and length of the register set for the device
  8. Example:
  9. bcsr@f8000000 {
  10. compatible = "fsl,mpc8360mds-bcsr";
  11. reg = <f8000000 8000>;
  12. };
  13. * Freescale on-board FPGA
  14. This is the memory-mapped registers for on board FPGA.
  15. Required properties:
  16. - compatible: should be a board-specific string followed by a string
  17. indicating the type of FPGA. Example:
  18. "fsl,<board>-fpga", "fsl,fpga-pixis", or
  19. "fsl,<board>-fpga", "fsl,fpga-qixis"
  20. - reg: should contain the address and the length of the FPGA register set.
  21. Optional properties:
  22. - interrupt-parent: should specify phandle for the interrupt controller.
  23. - interrupts: should specify event (wakeup) IRQ.
  24. Example (P1022DS):
  25. board-control@3,0 {
  26. compatible = "fsl,p1022ds-fpga", "fsl,fpga-ngpixis";
  27. reg = <3 0 0x30>;
  28. interrupt-parent = <&mpic>;
  29. interrupts = <8 8 0 0>;
  30. };
  31. Example (LS2080A-RDB):
  32. cpld@3,0 {
  33. compatible = "fsl,ls2080ardb-fpga", "fsl,fpga-qixis";
  34. reg = <0x3 0 0x10000>;
  35. };
  36. * Freescale BCSR GPIO banks
  37. Some BCSR registers act as simple GPIO controllers, each such
  38. register can be represented by the gpio-controller node.
  39. Required properities:
  40. - compatible : Should be "fsl,<board>-bcsr-gpio".
  41. - reg : Should contain the address and the length of the GPIO bank
  42. register.
  43. - #gpio-cells : Should be two. The first cell is the pin number and the
  44. second cell is used to specify optional parameters (currently unused).
  45. - gpio-controller : Marks the port as GPIO controller.
  46. Example:
  47. bcsr@1,0 {
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. compatible = "fsl,mpc8360mds-bcsr";
  51. reg = <1 0 0x8000>;
  52. ranges = <0 1 0 0x8000>;
  53. bcsr13: gpio-controller@d {
  54. #gpio-cells = <2>;
  55. compatible = "fsl,mpc8360mds-bcsr-gpio";
  56. reg = <0xd 1>;
  57. gpio-controller;
  58. };
  59. };
  60. * Freescale on-board FPGA connected on I2C bus
  61. Some Freescale boards like BSC9132QDS have on board FPGA connected on
  62. the i2c bus.
  63. Required properties:
  64. - compatible: Should be a board-specific string followed by a string
  65. indicating the type of FPGA. Example:
  66. "fsl,<board>-fpga", "fsl,fpga-qixis-i2c"
  67. - reg: Should contain the address of the FPGA
  68. Example:
  69. fpga: fpga@66 {
  70. compatible = "fsl,bsc9132qds-fpga", "fsl,fpga-qixis-i2c";
  71. reg = <0x66>;
  72. };
  73. * Freescale on-board CPLD
  74. Some Freescale boards like T1040RDB have an on board CPLD connected.
  75. Required properties:
  76. - compatible: Should be a board-specific string like "fsl,<board>-cpld"
  77. Example:
  78. "fsl,t1040rdb-cpld", "fsl,t1042rdb-cpld", "fsl,t1042rdb_pi-cpld"
  79. - reg: should describe CPLD registers
  80. Example:
  81. cpld@3,0 {
  82. compatible = "fsl,t1040rdb-cpld";
  83. reg = <3 0 0x300>;
  84. };