sh-msiof.txt 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. Renesas MSIOF spi controller
  2. Required properties:
  3. - compatible : "renesas,msiof-<soctype>" for SoCs,
  4. "renesas,sh-msiof" for SuperH, or
  5. "renesas,sh-mobile-msiof" for SH Mobile series.
  6. Examples with soctypes are:
  7. "renesas,msiof-r8a7790" (R-Car H2)
  8. "renesas,msiof-r8a7791" (R-Car M2-W)
  9. "renesas,msiof-r8a7792" (R-Car V2H)
  10. "renesas,msiof-r8a7793" (R-Car M2-N)
  11. "renesas,msiof-r8a7794" (R-Car E2)
  12. "renesas,msiof-sh73a0" (SH-Mobile AG5)
  13. - reg : A list of offsets and lengths of the register sets for
  14. the device.
  15. If only one register set is present, it is to be used
  16. by both the CPU and the DMA engine.
  17. If two register sets are present, the first is to be
  18. used by the CPU, and the second is to be used by the
  19. DMA engine.
  20. - interrupt-parent : The phandle for the interrupt controller that
  21. services interrupts for this device
  22. - interrupts : Interrupt specifier
  23. - #address-cells : Must be <1>
  24. - #size-cells : Must be <0>
  25. Optional properties:
  26. - clocks : Must contain a reference to the functional clock.
  27. - num-cs : Total number of chip-selects (default is 1)
  28. - dmas : Must contain a list of two references to DMA
  29. specifiers, one for transmission, and one for
  30. reception.
  31. - dma-names : Must contain a list of two DMA names, "tx" and "rx".
  32. - renesas,dtdl : delay sync signal (setup) in transmit mode.
  33. Must contain one of the following values:
  34. 0 (no bit delay)
  35. 50 (0.5-clock-cycle delay)
  36. 100 (1-clock-cycle delay)
  37. 150 (1.5-clock-cycle delay)
  38. 200 (2-clock-cycle delay)
  39. - renesas,syncdl : delay sync signal (hold) in transmit mode.
  40. Must contain one of the following values:
  41. 0 (no bit delay)
  42. 50 (0.5-clock-cycle delay)
  43. 100 (1-clock-cycle delay)
  44. 150 (1.5-clock-cycle delay)
  45. 200 (2-clock-cycle delay)
  46. 300 (3-clock-cycle delay)
  47. Optional properties, deprecated for soctype-specific bindings:
  48. - renesas,tx-fifo-size : Overrides the default tx fifo size given in words
  49. (default is 64)
  50. - renesas,rx-fifo-size : Overrides the default rx fifo size given in words
  51. (default is 64)
  52. Pinctrl properties might be needed, too. See
  53. Documentation/devicetree/bindings/pinctrl/renesas,*.
  54. Example:
  55. msiof0: spi@e6e20000 {
  56. compatible = "renesas,msiof-r8a7791";
  57. reg = <0 0xe6e20000 0 0x0064>;
  58. interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>;
  59. clocks = <&mstp0_clks R8A7791_CLK_MSIOF0>;
  60. dmas = <&dmac0 0x51>, <&dmac0 0x52>;
  61. dma-names = "tx", "rx";
  62. #address-cells = <1>;
  63. #size-cells = <0>;
  64. status = "disabled";
  65. };