wm8904.h 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. /*
  2. * Platform data for WM8904
  3. *
  4. * Copyright 2009 Wolfson Microelectronics PLC.
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. */
  14. #ifndef __MFD_WM8994_PDATA_H__
  15. #define __MFD_WM8994_PDATA_H__
  16. /* Used to enable configuration of a GPIO to all zeros */
  17. #define WM8904_GPIO_NO_CONFIG 0x8000
  18. /*
  19. * R6 (0x06) - Mic Bias Control 0
  20. */
  21. #define WM8904_MICDET_THR_MASK 0x0070 /* MICDET_THR - [6:4] */
  22. #define WM8904_MICDET_THR_SHIFT 4 /* MICDET_THR - [6:4] */
  23. #define WM8904_MICDET_THR_WIDTH 3 /* MICDET_THR - [6:4] */
  24. #define WM8904_MICSHORT_THR_MASK 0x000C /* MICSHORT_THR - [3:2] */
  25. #define WM8904_MICSHORT_THR_SHIFT 2 /* MICSHORT_THR - [3:2] */
  26. #define WM8904_MICSHORT_THR_WIDTH 2 /* MICSHORT_THR - [3:2] */
  27. #define WM8904_MICDET_ENA 0x0002 /* MICDET_ENA */
  28. #define WM8904_MICDET_ENA_MASK 0x0002 /* MICDET_ENA */
  29. #define WM8904_MICDET_ENA_SHIFT 1 /* MICDET_ENA */
  30. #define WM8904_MICDET_ENA_WIDTH 1 /* MICDET_ENA */
  31. #define WM8904_MICBIAS_ENA 0x0001 /* MICBIAS_ENA */
  32. #define WM8904_MICBIAS_ENA_MASK 0x0001 /* MICBIAS_ENA */
  33. #define WM8904_MICBIAS_ENA_SHIFT 0 /* MICBIAS_ENA */
  34. #define WM8904_MICBIAS_ENA_WIDTH 1 /* MICBIAS_ENA */
  35. /*
  36. * R7 (0x07) - Mic Bias Control 1
  37. */
  38. #define WM8904_MIC_DET_FILTER_ENA 0x8000 /* MIC_DET_FILTER_ENA */
  39. #define WM8904_MIC_DET_FILTER_ENA_MASK 0x8000 /* MIC_DET_FILTER_ENA */
  40. #define WM8904_MIC_DET_FILTER_ENA_SHIFT 15 /* MIC_DET_FILTER_ENA */
  41. #define WM8904_MIC_DET_FILTER_ENA_WIDTH 1 /* MIC_DET_FILTER_ENA */
  42. #define WM8904_MIC_SHORT_FILTER_ENA 0x4000 /* MIC_SHORT_FILTER_ENA */
  43. #define WM8904_MIC_SHORT_FILTER_ENA_MASK 0x4000 /* MIC_SHORT_FILTER_ENA */
  44. #define WM8904_MIC_SHORT_FILTER_ENA_SHIFT 14 /* MIC_SHORT_FILTER_ENA */
  45. #define WM8904_MIC_SHORT_FILTER_ENA_WIDTH 1 /* MIC_SHORT_FILTER_ENA */
  46. #define WM8904_MICBIAS_SEL_MASK 0x0007 /* MICBIAS_SEL - [2:0] */
  47. #define WM8904_MICBIAS_SEL_SHIFT 0 /* MICBIAS_SEL - [2:0] */
  48. #define WM8904_MICBIAS_SEL_WIDTH 3 /* MICBIAS_SEL - [2:0] */
  49. /*
  50. * R121 (0x79) - GPIO Control 1
  51. */
  52. #define WM8904_GPIO1_PU 0x0020 /* GPIO1_PU */
  53. #define WM8904_GPIO1_PU_MASK 0x0020 /* GPIO1_PU */
  54. #define WM8904_GPIO1_PU_SHIFT 5 /* GPIO1_PU */
  55. #define WM8904_GPIO1_PU_WIDTH 1 /* GPIO1_PU */
  56. #define WM8904_GPIO1_PD 0x0010 /* GPIO1_PD */
  57. #define WM8904_GPIO1_PD_MASK 0x0010 /* GPIO1_PD */
  58. #define WM8904_GPIO1_PD_SHIFT 4 /* GPIO1_PD */
  59. #define WM8904_GPIO1_PD_WIDTH 1 /* GPIO1_PD */
  60. #define WM8904_GPIO1_SEL_MASK 0x000F /* GPIO1_SEL - [3:0] */
  61. #define WM8904_GPIO1_SEL_SHIFT 0 /* GPIO1_SEL - [3:0] */
  62. #define WM8904_GPIO1_SEL_WIDTH 4 /* GPIO1_SEL - [3:0] */
  63. /*
  64. * R122 (0x7A) - GPIO Control 2
  65. */
  66. #define WM8904_GPIO2_PU 0x0020 /* GPIO2_PU */
  67. #define WM8904_GPIO2_PU_MASK 0x0020 /* GPIO2_PU */
  68. #define WM8904_GPIO2_PU_SHIFT 5 /* GPIO2_PU */
  69. #define WM8904_GPIO2_PU_WIDTH 1 /* GPIO2_PU */
  70. #define WM8904_GPIO2_PD 0x0010 /* GPIO2_PD */
  71. #define WM8904_GPIO2_PD_MASK 0x0010 /* GPIO2_PD */
  72. #define WM8904_GPIO2_PD_SHIFT 4 /* GPIO2_PD */
  73. #define WM8904_GPIO2_PD_WIDTH 1 /* GPIO2_PD */
  74. #define WM8904_GPIO2_SEL_MASK 0x000F /* GPIO2_SEL - [3:0] */
  75. #define WM8904_GPIO2_SEL_SHIFT 0 /* GPIO2_SEL - [3:0] */
  76. #define WM8904_GPIO2_SEL_WIDTH 4 /* GPIO2_SEL - [3:0] */
  77. /*
  78. * R123 (0x7B) - GPIO Control 3
  79. */
  80. #define WM8904_GPIO3_PU 0x0020 /* GPIO3_PU */
  81. #define WM8904_GPIO3_PU_MASK 0x0020 /* GPIO3_PU */
  82. #define WM8904_GPIO3_PU_SHIFT 5 /* GPIO3_PU */
  83. #define WM8904_GPIO3_PU_WIDTH 1 /* GPIO3_PU */
  84. #define WM8904_GPIO3_PD 0x0010 /* GPIO3_PD */
  85. #define WM8904_GPIO3_PD_MASK 0x0010 /* GPIO3_PD */
  86. #define WM8904_GPIO3_PD_SHIFT 4 /* GPIO3_PD */
  87. #define WM8904_GPIO3_PD_WIDTH 1 /* GPIO3_PD */
  88. #define WM8904_GPIO3_SEL_MASK 0x000F /* GPIO3_SEL - [3:0] */
  89. #define WM8904_GPIO3_SEL_SHIFT 0 /* GPIO3_SEL - [3:0] */
  90. #define WM8904_GPIO3_SEL_WIDTH 4 /* GPIO3_SEL - [3:0] */
  91. /*
  92. * R124 (0x7C) - GPIO Control 4
  93. */
  94. #define WM8904_GPI7_ENA 0x0200 /* GPI7_ENA */
  95. #define WM8904_GPI7_ENA_MASK 0x0200 /* GPI7_ENA */
  96. #define WM8904_GPI7_ENA_SHIFT 9 /* GPI7_ENA */
  97. #define WM8904_GPI7_ENA_WIDTH 1 /* GPI7_ENA */
  98. #define WM8904_GPI8_ENA 0x0100 /* GPI8_ENA */
  99. #define WM8904_GPI8_ENA_MASK 0x0100 /* GPI8_ENA */
  100. #define WM8904_GPI8_ENA_SHIFT 8 /* GPI8_ENA */
  101. #define WM8904_GPI8_ENA_WIDTH 1 /* GPI8_ENA */
  102. #define WM8904_GPIO_BCLK_MODE_ENA 0x0080 /* GPIO_BCLK_MODE_ENA */
  103. #define WM8904_GPIO_BCLK_MODE_ENA_MASK 0x0080 /* GPIO_BCLK_MODE_ENA */
  104. #define WM8904_GPIO_BCLK_MODE_ENA_SHIFT 7 /* GPIO_BCLK_MODE_ENA */
  105. #define WM8904_GPIO_BCLK_MODE_ENA_WIDTH 1 /* GPIO_BCLK_MODE_ENA */
  106. #define WM8904_GPIO_BCLK_SEL_MASK 0x000F /* GPIO_BCLK_SEL - [3:0] */
  107. #define WM8904_GPIO_BCLK_SEL_SHIFT 0 /* GPIO_BCLK_SEL - [3:0] */
  108. #define WM8904_GPIO_BCLK_SEL_WIDTH 4 /* GPIO_BCLK_SEL - [3:0] */
  109. #define WM8904_MIC_REGS 2
  110. #define WM8904_GPIO_REGS 4
  111. #define WM8904_DRC_REGS 4
  112. #define WM8904_EQ_REGS 24
  113. /**
  114. * DRC configurations are specified with a label and a set of register
  115. * values to write (the enable bits will be ignored). At runtime an
  116. * enumerated control will be presented for each DRC block allowing
  117. * the user to choose the configration to use.
  118. *
  119. * Configurations may be generated by hand or by using the DRC control
  120. * panel provided by the WISCE - see http://www.wolfsonmicro.com/wisce/
  121. * for details.
  122. */
  123. struct wm8904_drc_cfg {
  124. const char *name;
  125. u16 regs[WM8904_DRC_REGS];
  126. };
  127. /**
  128. * ReTune Mobile configurations are specified with a label, sample
  129. * rate and set of values to write (the enable bits will be ignored).
  130. *
  131. * Configurations are expected to be generated using the ReTune Mobile
  132. * control panel in WISCE - see http://www.wolfsonmicro.com/wisce/
  133. */
  134. struct wm8904_retune_mobile_cfg {
  135. const char *name;
  136. unsigned int rate;
  137. u16 regs[WM8904_EQ_REGS];
  138. };
  139. struct wm8904_pdata {
  140. int num_drc_cfgs;
  141. struct wm8904_drc_cfg *drc_cfgs;
  142. int num_retune_mobile_cfgs;
  143. struct wm8904_retune_mobile_cfg *retune_mobile_cfgs;
  144. u32 gpio_cfg[WM8904_GPIO_REGS];
  145. u32 mic_cfg[WM8904_MIC_REGS];
  146. };
  147. #endif