ccu-sun8i-h3.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /*
  2. * Copyright 2016 Maxime Ripard
  3. *
  4. * Maxime Ripard <maxime.ripard@free-electrons.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef _CCU_SUN8I_H3_H_
  17. #define _CCU_SUN8I_H3_H_
  18. #include <dt-bindings/clock/sun8i-h3-ccu.h>
  19. #include <dt-bindings/reset/sun8i-h3-ccu.h>
  20. #define CLK_PLL_CPUX 0
  21. #define CLK_PLL_AUDIO_BASE 1
  22. #define CLK_PLL_AUDIO 2
  23. #define CLK_PLL_AUDIO_2X 3
  24. #define CLK_PLL_AUDIO_4X 4
  25. #define CLK_PLL_AUDIO_8X 5
  26. #define CLK_PLL_VIDEO 6
  27. #define CLK_PLL_VE 7
  28. #define CLK_PLL_DDR 8
  29. #define CLK_PLL_PERIPH0 9
  30. #define CLK_PLL_PERIPH0_2X 10
  31. #define CLK_PLL_GPU 11
  32. #define CLK_PLL_PERIPH1 12
  33. #define CLK_PLL_DE 13
  34. /* The CPUX clock is exported */
  35. #define CLK_AXI 15
  36. #define CLK_AHB1 16
  37. #define CLK_APB1 17
  38. #define CLK_APB2 18
  39. #define CLK_AHB2 19
  40. /* All the bus gates are exported */
  41. /* The first bunch of module clocks are exported */
  42. #define CLK_DRAM 96
  43. /* All the DRAM gates are exported */
  44. /* Some more module clocks are exported */
  45. #define CLK_MBUS 113
  46. /* And the GPU module clock is exported */
  47. #define CLK_NUMBER (CLK_GPU + 1)
  48. #endif /* _CCU_SUN8I_H3_H_ */