platsmp.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /*
  2. * This file contains Xilinx specific SMP code, used to start up
  3. * the second processor.
  4. *
  5. * Copyright (C) 2011-2013 Xilinx
  6. *
  7. * based on linux/arch/arm/mach-realview/platsmp.c
  8. *
  9. * Copyright (C) 2002 ARM Ltd.
  10. *
  11. * This software is licensed under the terms of the GNU General Public
  12. * License version 2, as published by the Free Software Foundation, and
  13. * may be copied, distributed, and modified under those terms.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. */
  20. #include <linux/export.h>
  21. #include <linux/jiffies.h>
  22. #include <linux/init.h>
  23. #include <linux/io.h>
  24. #include <asm/cacheflush.h>
  25. #include <asm/smp_scu.h>
  26. #include <linux/irqchip/arm-gic.h>
  27. #include "common.h"
  28. /*
  29. * Store number of cores in the system
  30. * Because of scu_get_core_count() must be in __init section and can't
  31. * be called from zynq_cpun_start() because it is not in __init section.
  32. */
  33. static int ncores;
  34. int zynq_cpun_start(u32 address, int cpu)
  35. {
  36. u32 trampoline_code_size = &zynq_secondary_trampoline_end -
  37. &zynq_secondary_trampoline;
  38. /* MS: Expectation that SLCR are directly map and accessible */
  39. /* Not possible to jump to non aligned address */
  40. if (!(address & 3) && (!address || (address >= trampoline_code_size))) {
  41. /* Store pointer to ioremap area which points to address 0x0 */
  42. static u8 __iomem *zero;
  43. u32 trampoline_size = &zynq_secondary_trampoline_jump -
  44. &zynq_secondary_trampoline;
  45. zynq_slcr_cpu_stop(cpu);
  46. if (address) {
  47. if (__pa(PAGE_OFFSET)) {
  48. zero = ioremap(0, trampoline_code_size);
  49. if (!zero) {
  50. pr_warn("BOOTUP jump vectors not accessible\n");
  51. return -1;
  52. }
  53. } else {
  54. zero = (__force u8 __iomem *)PAGE_OFFSET;
  55. }
  56. /*
  57. * This is elegant way how to jump to any address
  58. * 0x0: Load address at 0x8 to r0
  59. * 0x4: Jump by mov instruction
  60. * 0x8: Jumping address
  61. */
  62. memcpy((__force void *)zero, &zynq_secondary_trampoline,
  63. trampoline_size);
  64. writel(address, zero + trampoline_size);
  65. flush_cache_all();
  66. outer_flush_range(0, trampoline_code_size);
  67. smp_wmb();
  68. if (__pa(PAGE_OFFSET))
  69. iounmap(zero);
  70. }
  71. zynq_slcr_cpu_start(cpu);
  72. return 0;
  73. }
  74. pr_warn("Can't start CPU%d: Wrong starting address %x\n", cpu, address);
  75. return -1;
  76. }
  77. EXPORT_SYMBOL(zynq_cpun_start);
  78. static int zynq_boot_secondary(unsigned int cpu, struct task_struct *idle)
  79. {
  80. return zynq_cpun_start(virt_to_phys(secondary_startup), cpu);
  81. }
  82. /*
  83. * Initialise the CPU possible map early - this describes the CPUs
  84. * which may be present or become present in the system.
  85. */
  86. static void __init zynq_smp_init_cpus(void)
  87. {
  88. int i;
  89. ncores = scu_get_core_count(zynq_scu_base);
  90. for (i = 0; i < ncores && i < CONFIG_NR_CPUS; i++)
  91. set_cpu_possible(i, true);
  92. }
  93. static void __init zynq_smp_prepare_cpus(unsigned int max_cpus)
  94. {
  95. scu_enable(zynq_scu_base);
  96. }
  97. /**
  98. * zynq_secondary_init - Initialize secondary CPU cores
  99. * @cpu: CPU that is initialized
  100. *
  101. * This function is in the hotplug path. Don't move it into the
  102. * init section!!
  103. */
  104. static void zynq_secondary_init(unsigned int cpu)
  105. {
  106. zynq_core_pm_init();
  107. }
  108. #ifdef CONFIG_HOTPLUG_CPU
  109. static int zynq_cpu_kill(unsigned cpu)
  110. {
  111. unsigned long timeout = jiffies + msecs_to_jiffies(50);
  112. while (zynq_slcr_cpu_state_read(cpu))
  113. if (time_after(jiffies, timeout))
  114. return 0;
  115. zynq_slcr_cpu_stop(cpu);
  116. return 1;
  117. }
  118. /**
  119. * zynq_cpu_die - Let a CPU core die
  120. * @cpu: Dying CPU
  121. *
  122. * Platform-specific code to shutdown a CPU.
  123. * Called with IRQs disabled on the dying CPU.
  124. */
  125. static void zynq_cpu_die(unsigned int cpu)
  126. {
  127. zynq_slcr_cpu_state_write(cpu, true);
  128. /*
  129. * there is no power-control hardware on this platform, so all
  130. * we can do is put the core into WFI; this is safe as the calling
  131. * code will have already disabled interrupts
  132. */
  133. for (;;)
  134. cpu_do_idle();
  135. }
  136. #endif
  137. const struct smp_operations zynq_smp_ops __initconst = {
  138. .smp_init_cpus = zynq_smp_init_cpus,
  139. .smp_prepare_cpus = zynq_smp_prepare_cpus,
  140. .smp_boot_secondary = zynq_boot_secondary,
  141. .smp_secondary_init = zynq_secondary_init,
  142. #ifdef CONFIG_HOTPLUG_CPU
  143. .cpu_die = zynq_cpu_die,
  144. .cpu_kill = zynq_cpu_kill,
  145. #endif
  146. };