imx6qdl-microsom-ar8035.dtsi 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*
  2. * Copyright (C) 2013,2014 Russell King
  3. *
  4. * This describes the hookup for an AR8035 to the iMX6 on the SolidRun
  5. * MicroSOM.
  6. *
  7. * This file is dual-licensed: you can use it either under the terms
  8. * of the GPL or the X11 license, at your option. Note that this dual
  9. * licensing only applies to this file, and not this project as a
  10. * whole.
  11. *
  12. * a) This file is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License
  14. * version 2 as published by the Free Software Foundation.
  15. *
  16. * This file is distributed in the hope that it will be useful
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * Or, alternatively
  22. *
  23. * b) Permission is hereby granted, free of charge, to any person
  24. * obtaining a copy of this software and associated documentation
  25. * files (the "Software"), to deal in the Software without
  26. * restriction, including without limitation the rights to use
  27. * copy, modify, merge, publish, distribute, sublicense, and/or
  28. * sell copies of the Software, and to permit persons to whom the
  29. * Software is furnished to do so, subject to the following
  30. * conditions:
  31. *
  32. * The above copyright notice and this permission notice shall be
  33. * included in all copies or substantial portions of the Software.
  34. *
  35. * THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
  36. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  37. * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  38. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  39. * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
  40. * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  41. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  42. * OTHER DEALINGS IN THE SOFTWARE.
  43. */
  44. &fec {
  45. pinctrl-names = "default";
  46. pinctrl-0 = <&pinctrl_microsom_enet_ar8035>;
  47. phy-mode = "rgmii";
  48. phy-reset-duration = <2>;
  49. phy-reset-gpios = <&gpio4 15 0>;
  50. status = "okay";
  51. };
  52. &iomuxc {
  53. enet {
  54. pinctrl_microsom_enet_ar8035: microsom-enet-ar8035 {
  55. fsl,pins = <
  56. MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b8b0
  57. MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
  58. /* AR8035 reset */
  59. MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0x130b0
  60. /* AR8035 interrupt */
  61. MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 0x80000000
  62. /* GPIO16 -> AR8035 25MHz */
  63. MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0xc0000000
  64. MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x80000000
  65. MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
  66. MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
  67. MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
  68. MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
  69. MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
  70. /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
  71. MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x0a0b1
  72. /* AR8035 pin strapping: IO voltage: pull up */
  73. MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
  74. /* AR8035 pin strapping: PHYADDR#0: pull down */
  75. MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x13030
  76. /* AR8035 pin strapping: PHYADDR#1: pull down */
  77. MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x13030
  78. /* AR8035 pin strapping: MODE#1: pull up */
  79. MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
  80. /* AR8035 pin strapping: MODE#3: pull up */
  81. MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
  82. /* AR8035 pin strapping: MODE#0: pull down */
  83. MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x13030
  84. /*
  85. * As the RMII pins are also connected to RGMII
  86. * so that an AR8030 can be placed, set these
  87. * to high-z with the same pulls as above.
  88. * Use the GPIO settings to avoid changing the
  89. * input select registers.
  90. */
  91. MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x03000
  92. MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x03000
  93. MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x03000
  94. >;
  95. };
  96. };
  97. };