bestcomm.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529
  1. /*
  2. * Driver for MPC52xx processor BestComm peripheral controller
  3. *
  4. *
  5. * Copyright (C) 2006-2007 Sylvain Munaut <tnt@246tNt.com>
  6. * Copyright (C) 2005 Varma Electronics Oy,
  7. * ( by Andrey Volkov <avolkov@varma-el.com> )
  8. * Copyright (C) 2003-2004 MontaVista, Software, Inc.
  9. * ( by Dale Farnsworth <dfarnsworth@mvista.com> )
  10. *
  11. * This file is licensed under the terms of the GNU General Public License
  12. * version 2. This program is licensed "as is" without any warranty of any
  13. * kind, whether express or implied.
  14. */
  15. #include <linux/module.h>
  16. #include <linux/kernel.h>
  17. #include <linux/slab.h>
  18. #include <linux/of.h>
  19. #include <linux/of_device.h>
  20. #include <linux/of_platform.h>
  21. #include <asm/io.h>
  22. #include <asm/irq.h>
  23. #include <asm/mpc52xx.h>
  24. #include <linux/fsl/bestcomm/sram.h>
  25. #include <linux/fsl/bestcomm/bestcomm_priv.h>
  26. #include "linux/fsl/bestcomm/bestcomm.h"
  27. #define DRIVER_NAME "bestcomm-core"
  28. /* MPC5200 device tree match tables */
  29. static const struct of_device_id mpc52xx_sram_ids[] = {
  30. { .compatible = "fsl,mpc5200-sram", },
  31. { .compatible = "mpc5200-sram", },
  32. {}
  33. };
  34. struct bcom_engine *bcom_eng = NULL;
  35. EXPORT_SYMBOL_GPL(bcom_eng); /* needed for inline functions */
  36. /* ======================================================================== */
  37. /* Public and private API */
  38. /* ======================================================================== */
  39. /* Private API */
  40. struct bcom_task *
  41. bcom_task_alloc(int bd_count, int bd_size, int priv_size)
  42. {
  43. int i, tasknum = -1;
  44. struct bcom_task *tsk;
  45. /* Don't try to do anything if bestcomm init failed */
  46. if (!bcom_eng)
  47. return NULL;
  48. /* Get and reserve a task num */
  49. spin_lock(&bcom_eng->lock);
  50. for (i=0; i<BCOM_MAX_TASKS; i++)
  51. if (!bcom_eng->tdt[i].stop) { /* we use stop as a marker */
  52. bcom_eng->tdt[i].stop = 0xfffffffful; /* dummy addr */
  53. tasknum = i;
  54. break;
  55. }
  56. spin_unlock(&bcom_eng->lock);
  57. if (tasknum < 0)
  58. return NULL;
  59. /* Allocate our structure */
  60. tsk = kzalloc(sizeof(struct bcom_task) + priv_size, GFP_KERNEL);
  61. if (!tsk)
  62. goto error;
  63. tsk->tasknum = tasknum;
  64. if (priv_size)
  65. tsk->priv = (void*)tsk + sizeof(struct bcom_task);
  66. /* Get IRQ of that task */
  67. tsk->irq = irq_of_parse_and_map(bcom_eng->ofnode, tsk->tasknum);
  68. if (!tsk->irq)
  69. goto error;
  70. /* Init the BDs, if needed */
  71. if (bd_count) {
  72. tsk->cookie = kmalloc(sizeof(void*) * bd_count, GFP_KERNEL);
  73. if (!tsk->cookie)
  74. goto error;
  75. tsk->bd = bcom_sram_alloc(bd_count * bd_size, 4, &tsk->bd_pa);
  76. if (!tsk->bd)
  77. goto error;
  78. memset(tsk->bd, 0x00, bd_count * bd_size);
  79. tsk->num_bd = bd_count;
  80. tsk->bd_size = bd_size;
  81. }
  82. return tsk;
  83. error:
  84. if (tsk) {
  85. if (tsk->irq)
  86. irq_dispose_mapping(tsk->irq);
  87. bcom_sram_free(tsk->bd);
  88. kfree(tsk->cookie);
  89. kfree(tsk);
  90. }
  91. bcom_eng->tdt[tasknum].stop = 0;
  92. return NULL;
  93. }
  94. EXPORT_SYMBOL_GPL(bcom_task_alloc);
  95. void
  96. bcom_task_free(struct bcom_task *tsk)
  97. {
  98. /* Stop the task */
  99. bcom_disable_task(tsk->tasknum);
  100. /* Clear TDT */
  101. bcom_eng->tdt[tsk->tasknum].start = 0;
  102. bcom_eng->tdt[tsk->tasknum].stop = 0;
  103. /* Free everything */
  104. irq_dispose_mapping(tsk->irq);
  105. bcom_sram_free(tsk->bd);
  106. kfree(tsk->cookie);
  107. kfree(tsk);
  108. }
  109. EXPORT_SYMBOL_GPL(bcom_task_free);
  110. int
  111. bcom_load_image(int task, u32 *task_image)
  112. {
  113. struct bcom_task_header *hdr = (struct bcom_task_header *)task_image;
  114. struct bcom_tdt *tdt;
  115. u32 *desc, *var, *inc;
  116. u32 *desc_src, *var_src, *inc_src;
  117. /* Safety checks */
  118. if (hdr->magic != BCOM_TASK_MAGIC) {
  119. printk(KERN_ERR DRIVER_NAME
  120. ": Trying to load invalid microcode\n");
  121. return -EINVAL;
  122. }
  123. if ((task < 0) || (task >= BCOM_MAX_TASKS)) {
  124. printk(KERN_ERR DRIVER_NAME
  125. ": Trying to load invalid task %d\n", task);
  126. return -EINVAL;
  127. }
  128. /* Initial load or reload */
  129. tdt = &bcom_eng->tdt[task];
  130. if (tdt->start) {
  131. desc = bcom_task_desc(task);
  132. if (hdr->desc_size != bcom_task_num_descs(task)) {
  133. printk(KERN_ERR DRIVER_NAME
  134. ": Trying to reload wrong task image "
  135. "(%d size %d/%d)!\n",
  136. task,
  137. hdr->desc_size,
  138. bcom_task_num_descs(task));
  139. return -EINVAL;
  140. }
  141. } else {
  142. phys_addr_t start_pa;
  143. desc = bcom_sram_alloc(hdr->desc_size * sizeof(u32), 4, &start_pa);
  144. if (!desc)
  145. return -ENOMEM;
  146. tdt->start = start_pa;
  147. tdt->stop = start_pa + ((hdr->desc_size-1) * sizeof(u32));
  148. }
  149. var = bcom_task_var(task);
  150. inc = bcom_task_inc(task);
  151. /* Clear & copy */
  152. memset(var, 0x00, BCOM_VAR_SIZE);
  153. memset(inc, 0x00, BCOM_INC_SIZE);
  154. desc_src = (u32 *)(hdr + 1);
  155. var_src = desc_src + hdr->desc_size;
  156. inc_src = var_src + hdr->var_size;
  157. memcpy(desc, desc_src, hdr->desc_size * sizeof(u32));
  158. memcpy(var + hdr->first_var, var_src, hdr->var_size * sizeof(u32));
  159. memcpy(inc, inc_src, hdr->inc_size * sizeof(u32));
  160. return 0;
  161. }
  162. EXPORT_SYMBOL_GPL(bcom_load_image);
  163. void
  164. bcom_set_initiator(int task, int initiator)
  165. {
  166. int i;
  167. int num_descs;
  168. u32 *desc;
  169. int next_drd_has_initiator;
  170. bcom_set_tcr_initiator(task, initiator);
  171. /* Just setting tcr is apparently not enough due to some problem */
  172. /* with it. So we just go thru all the microcode and replace in */
  173. /* the DRD directly */
  174. desc = bcom_task_desc(task);
  175. next_drd_has_initiator = 1;
  176. num_descs = bcom_task_num_descs(task);
  177. for (i=0; i<num_descs; i++, desc++) {
  178. if (!bcom_desc_is_drd(*desc))
  179. continue;
  180. if (next_drd_has_initiator)
  181. if (bcom_desc_initiator(*desc) != BCOM_INITIATOR_ALWAYS)
  182. bcom_set_desc_initiator(desc, initiator);
  183. next_drd_has_initiator = !bcom_drd_is_extended(*desc);
  184. }
  185. }
  186. EXPORT_SYMBOL_GPL(bcom_set_initiator);
  187. /* Public API */
  188. void
  189. bcom_enable(struct bcom_task *tsk)
  190. {
  191. bcom_enable_task(tsk->tasknum);
  192. }
  193. EXPORT_SYMBOL_GPL(bcom_enable);
  194. void
  195. bcom_disable(struct bcom_task *tsk)
  196. {
  197. bcom_disable_task(tsk->tasknum);
  198. }
  199. EXPORT_SYMBOL_GPL(bcom_disable);
  200. /* ======================================================================== */
  201. /* Engine init/cleanup */
  202. /* ======================================================================== */
  203. /* Function Descriptor table */
  204. /* this will need to be updated if Freescale changes their task code FDT */
  205. static u32 fdt_ops[] = {
  206. 0xa0045670, /* FDT[48] - load_acc() */
  207. 0x80045670, /* FDT[49] - unload_acc() */
  208. 0x21800000, /* FDT[50] - and() */
  209. 0x21e00000, /* FDT[51] - or() */
  210. 0x21500000, /* FDT[52] - xor() */
  211. 0x21400000, /* FDT[53] - andn() */
  212. 0x21500000, /* FDT[54] - not() */
  213. 0x20400000, /* FDT[55] - add() */
  214. 0x20500000, /* FDT[56] - sub() */
  215. 0x20800000, /* FDT[57] - lsh() */
  216. 0x20a00000, /* FDT[58] - rsh() */
  217. 0xc0170000, /* FDT[59] - crc8() */
  218. 0xc0145670, /* FDT[60] - crc16() */
  219. 0xc0345670, /* FDT[61] - crc32() */
  220. 0xa0076540, /* FDT[62] - endian32() */
  221. 0xa0000760, /* FDT[63] - endian16() */
  222. };
  223. static int bcom_engine_init(void)
  224. {
  225. int task;
  226. phys_addr_t tdt_pa, ctx_pa, var_pa, fdt_pa;
  227. unsigned int tdt_size, ctx_size, var_size, fdt_size;
  228. /* Allocate & clear SRAM zones for FDT, TDTs, contexts and vars/incs */
  229. tdt_size = BCOM_MAX_TASKS * sizeof(struct bcom_tdt);
  230. ctx_size = BCOM_MAX_TASKS * BCOM_CTX_SIZE;
  231. var_size = BCOM_MAX_TASKS * (BCOM_VAR_SIZE + BCOM_INC_SIZE);
  232. fdt_size = BCOM_FDT_SIZE;
  233. bcom_eng->tdt = bcom_sram_alloc(tdt_size, sizeof(u32), &tdt_pa);
  234. bcom_eng->ctx = bcom_sram_alloc(ctx_size, BCOM_CTX_ALIGN, &ctx_pa);
  235. bcom_eng->var = bcom_sram_alloc(var_size, BCOM_VAR_ALIGN, &var_pa);
  236. bcom_eng->fdt = bcom_sram_alloc(fdt_size, BCOM_FDT_ALIGN, &fdt_pa);
  237. if (!bcom_eng->tdt || !bcom_eng->ctx || !bcom_eng->var || !bcom_eng->fdt) {
  238. printk(KERN_ERR "DMA: SRAM alloc failed in engine init !\n");
  239. bcom_sram_free(bcom_eng->tdt);
  240. bcom_sram_free(bcom_eng->ctx);
  241. bcom_sram_free(bcom_eng->var);
  242. bcom_sram_free(bcom_eng->fdt);
  243. return -ENOMEM;
  244. }
  245. memset(bcom_eng->tdt, 0x00, tdt_size);
  246. memset(bcom_eng->ctx, 0x00, ctx_size);
  247. memset(bcom_eng->var, 0x00, var_size);
  248. memset(bcom_eng->fdt, 0x00, fdt_size);
  249. /* Copy the FDT for the EU#3 */
  250. memcpy(&bcom_eng->fdt[48], fdt_ops, sizeof(fdt_ops));
  251. /* Initialize Task base structure */
  252. for (task=0; task<BCOM_MAX_TASKS; task++)
  253. {
  254. out_be16(&bcom_eng->regs->tcr[task], 0);
  255. out_8(&bcom_eng->regs->ipr[task], 0);
  256. bcom_eng->tdt[task].context = ctx_pa;
  257. bcom_eng->tdt[task].var = var_pa;
  258. bcom_eng->tdt[task].fdt = fdt_pa;
  259. var_pa += BCOM_VAR_SIZE + BCOM_INC_SIZE;
  260. ctx_pa += BCOM_CTX_SIZE;
  261. }
  262. out_be32(&bcom_eng->regs->taskBar, tdt_pa);
  263. /* Init 'always' initiator */
  264. out_8(&bcom_eng->regs->ipr[BCOM_INITIATOR_ALWAYS], BCOM_IPR_ALWAYS);
  265. /* Disable COMM Bus Prefetch on the original 5200; it's broken */
  266. if ((mfspr(SPRN_SVR) & MPC5200_SVR_MASK) == MPC5200_SVR)
  267. bcom_disable_prefetch();
  268. /* Init lock */
  269. spin_lock_init(&bcom_eng->lock);
  270. return 0;
  271. }
  272. static void
  273. bcom_engine_cleanup(void)
  274. {
  275. int task;
  276. /* Stop all tasks */
  277. for (task=0; task<BCOM_MAX_TASKS; task++)
  278. {
  279. out_be16(&bcom_eng->regs->tcr[task], 0);
  280. out_8(&bcom_eng->regs->ipr[task], 0);
  281. }
  282. out_be32(&bcom_eng->regs->taskBar, 0ul);
  283. /* Release the SRAM zones */
  284. bcom_sram_free(bcom_eng->tdt);
  285. bcom_sram_free(bcom_eng->ctx);
  286. bcom_sram_free(bcom_eng->var);
  287. bcom_sram_free(bcom_eng->fdt);
  288. }
  289. /* ======================================================================== */
  290. /* OF platform driver */
  291. /* ======================================================================== */
  292. static int mpc52xx_bcom_probe(struct platform_device *op)
  293. {
  294. struct device_node *ofn_sram;
  295. struct resource res_bcom;
  296. int rv;
  297. /* Inform user we're ok so far */
  298. printk(KERN_INFO "DMA: MPC52xx BestComm driver\n");
  299. /* Get the bestcomm node */
  300. of_node_get(op->dev.of_node);
  301. /* Prepare SRAM */
  302. ofn_sram = of_find_matching_node(NULL, mpc52xx_sram_ids);
  303. if (!ofn_sram) {
  304. printk(KERN_ERR DRIVER_NAME ": "
  305. "No SRAM found in device tree\n");
  306. rv = -ENODEV;
  307. goto error_ofput;
  308. }
  309. rv = bcom_sram_init(ofn_sram, DRIVER_NAME);
  310. of_node_put(ofn_sram);
  311. if (rv) {
  312. printk(KERN_ERR DRIVER_NAME ": "
  313. "Error in SRAM init\n");
  314. goto error_ofput;
  315. }
  316. /* Get a clean struct */
  317. bcom_eng = kzalloc(sizeof(struct bcom_engine), GFP_KERNEL);
  318. if (!bcom_eng) {
  319. rv = -ENOMEM;
  320. goto error_sramclean;
  321. }
  322. /* Save the node */
  323. bcom_eng->ofnode = op->dev.of_node;
  324. /* Get, reserve & map io */
  325. if (of_address_to_resource(op->dev.of_node, 0, &res_bcom)) {
  326. printk(KERN_ERR DRIVER_NAME ": "
  327. "Can't get resource\n");
  328. rv = -EINVAL;
  329. goto error_sramclean;
  330. }
  331. if (!request_mem_region(res_bcom.start, resource_size(&res_bcom),
  332. DRIVER_NAME)) {
  333. printk(KERN_ERR DRIVER_NAME ": "
  334. "Can't request registers region\n");
  335. rv = -EBUSY;
  336. goto error_sramclean;
  337. }
  338. bcom_eng->regs_base = res_bcom.start;
  339. bcom_eng->regs = ioremap(res_bcom.start, sizeof(struct mpc52xx_sdma));
  340. if (!bcom_eng->regs) {
  341. printk(KERN_ERR DRIVER_NAME ": "
  342. "Can't map registers\n");
  343. rv = -ENOMEM;
  344. goto error_release;
  345. }
  346. /* Now, do the real init */
  347. rv = bcom_engine_init();
  348. if (rv)
  349. goto error_unmap;
  350. /* Done ! */
  351. printk(KERN_INFO "DMA: MPC52xx BestComm engine @%08lx ok !\n",
  352. (long)bcom_eng->regs_base);
  353. return 0;
  354. /* Error path */
  355. error_unmap:
  356. iounmap(bcom_eng->regs);
  357. error_release:
  358. release_mem_region(res_bcom.start, sizeof(struct mpc52xx_sdma));
  359. error_sramclean:
  360. kfree(bcom_eng);
  361. bcom_sram_cleanup();
  362. error_ofput:
  363. of_node_put(op->dev.of_node);
  364. printk(KERN_ERR "DMA: MPC52xx BestComm init failed !\n");
  365. return rv;
  366. }
  367. static int mpc52xx_bcom_remove(struct platform_device *op)
  368. {
  369. /* Clean up the engine */
  370. bcom_engine_cleanup();
  371. /* Cleanup SRAM */
  372. bcom_sram_cleanup();
  373. /* Release regs */
  374. iounmap(bcom_eng->regs);
  375. release_mem_region(bcom_eng->regs_base, sizeof(struct mpc52xx_sdma));
  376. /* Release the node */
  377. of_node_put(bcom_eng->ofnode);
  378. /* Release memory */
  379. kfree(bcom_eng);
  380. bcom_eng = NULL;
  381. return 0;
  382. }
  383. static const struct of_device_id mpc52xx_bcom_of_match[] = {
  384. { .compatible = "fsl,mpc5200-bestcomm", },
  385. { .compatible = "mpc5200-bestcomm", },
  386. {},
  387. };
  388. MODULE_DEVICE_TABLE(of, mpc52xx_bcom_of_match);
  389. static struct platform_driver mpc52xx_bcom_of_platform_driver = {
  390. .probe = mpc52xx_bcom_probe,
  391. .remove = mpc52xx_bcom_remove,
  392. .driver = {
  393. .name = DRIVER_NAME,
  394. .of_match_table = mpc52xx_bcom_of_match,
  395. },
  396. };
  397. /* ======================================================================== */
  398. /* Module */
  399. /* ======================================================================== */
  400. static int __init
  401. mpc52xx_bcom_init(void)
  402. {
  403. return platform_driver_register(&mpc52xx_bcom_of_platform_driver);
  404. }
  405. static void __exit
  406. mpc52xx_bcom_exit(void)
  407. {
  408. platform_driver_unregister(&mpc52xx_bcom_of_platform_driver);
  409. }
  410. /* If we're not a module, we must make sure everything is setup before */
  411. /* anyone tries to use us ... that's why we use subsys_initcall instead */
  412. /* of module_init. */
  413. subsys_initcall(mpc52xx_bcom_init);
  414. module_exit(mpc52xx_bcom_exit);
  415. MODULE_DESCRIPTION("Freescale MPC52xx BestComm DMA");
  416. MODULE_AUTHOR("Sylvain Munaut <tnt@246tNt.com>");
  417. MODULE_AUTHOR("Andrey Volkov <avolkov@varma-el.com>");
  418. MODULE_AUTHOR("Dale Farnsworth <dfarnsworth@mvista.com>");
  419. MODULE_LICENSE("GPL v2");