ps3.dts 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * PS3 Game Console device tree.
  3. *
  4. * Copyright (C) 2007 Sony Computer Entertainment Inc.
  5. * Copyright 2007 Sony Corp.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. /dts-v1/;
  21. / {
  22. model = "SonyPS3";
  23. compatible = "sony,ps3";
  24. #size-cells = <2>;
  25. #address-cells = <2>;
  26. chosen {
  27. };
  28. /*
  29. * We'll get the size of the bootmem block from lv1 after startup,
  30. * so we'll put a null entry here.
  31. */
  32. memory {
  33. device_type = "memory";
  34. reg = <0x00000000 0x00000000 0x00000000 0x00000000>;
  35. };
  36. /*
  37. * The boot cpu is always zero for PS3.
  38. *
  39. * dtc expects a clock-frequency and timebase-frequency entries, so
  40. * we'll put a null entries here. These will be initialized after
  41. * startup with data from lv1.
  42. *
  43. * Seems the only way currently to indicate a processor has multiple
  44. * threads is with an ibm,ppc-interrupt-server#s entry. We'll put one
  45. * here so we can bring up both of ours. See smp_setup_cpu_maps().
  46. */
  47. cpus {
  48. #size-cells = <0>;
  49. #address-cells = <1>;
  50. cpu@0 {
  51. device_type = "cpu";
  52. reg = <0x00000000>;
  53. ibm,ppc-interrupt-server#s = <0x0 0x1>;
  54. clock-frequency = <0>;
  55. timebase-frequency = <0>;
  56. i-cache-size = <32768>;
  57. d-cache-size = <32768>;
  58. i-cache-line-size = <128>;
  59. d-cache-line-size = <128>;
  60. };
  61. };
  62. };