pcm030.dts 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /*
  2. * phyCORE-MPC5200B-tiny (pcm030) board Device Tree Source
  3. *
  4. * Copyright 2006 Pengutronix
  5. * Sascha Hauer <s.hauer@pengutronix.de>
  6. * Copyright 2007 Pengutronix
  7. * Juergen Beisert <j.beisert@pengutronix.de>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. */
  14. /include/ "mpc5200b.dtsi"
  15. &gpt0 { fsl,has-wdt; };
  16. &gpt2 { gpio-controller; };
  17. &gpt3 { gpio-controller; };
  18. &gpt4 { gpio-controller; };
  19. &gpt5 { gpio-controller; };
  20. &gpt6 { gpio-controller; };
  21. &gpt7 { gpio-controller; };
  22. / {
  23. model = "phytec,pcm030";
  24. compatible = "phytec,pcm030";
  25. soc5200@f0000000 {
  26. audioplatform: psc@2000 { /* PSC1 in ac97 mode */
  27. compatible = "mpc5200b-psc-ac97","fsl,mpc5200b-psc-ac97";
  28. cell-index = <0>;
  29. };
  30. /* PSC2 port is used by CAN1/2 */
  31. psc@2200 {
  32. status = "disabled";
  33. };
  34. psc@2400 { /* PSC3 in UART mode */
  35. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  36. };
  37. /* PSC4 is ??? */
  38. psc@2600 {
  39. status = "disabled";
  40. };
  41. /* PSC5 is ??? */
  42. psc@2800 {
  43. status = "disabled";
  44. };
  45. psc@2c00 { /* PSC6 in UART mode */
  46. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  47. };
  48. ethernet@3000 {
  49. phy-handle = <&phy0>;
  50. };
  51. mdio@3000 {
  52. phy0: ethernet-phy@0 {
  53. reg = <0>;
  54. };
  55. };
  56. i2c@3d40 {
  57. rtc@51 {
  58. compatible = "nxp,pcf8563";
  59. reg = <0x51>;
  60. };
  61. eeprom@52 {
  62. compatible = "catalyst,24c32";
  63. reg = <0x52>;
  64. pagesize = <32>;
  65. };
  66. };
  67. sram@8000 {
  68. compatible = "fsl,mpc5200b-sram","fsl,mpc5200-sram";
  69. reg = <0x8000 0x4000>;
  70. };
  71. };
  72. pci@f0000d00 {
  73. interrupt-map-mask = <0xf800 0 0 7>;
  74. interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3 // 1st slot
  75. 0xc000 0 0 2 &mpc5200_pic 1 1 3
  76. 0xc000 0 0 3 &mpc5200_pic 1 2 3
  77. 0xc000 0 0 4 &mpc5200_pic 1 3 3
  78. 0xc800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
  79. 0xc800 0 0 2 &mpc5200_pic 1 2 3
  80. 0xc800 0 0 3 &mpc5200_pic 1 3 3
  81. 0xc800 0 0 4 &mpc5200_pic 0 0 3>;
  82. ranges = <0x42000000 0 0x80000000 0x80000000 0 0x20000000
  83. 0x02000000 0 0xa0000000 0xa0000000 0 0x10000000
  84. 0x01000000 0 0x00000000 0xb0000000 0 0x01000000>;
  85. };
  86. localbus {
  87. status = "disabled";
  88. };
  89. sound {
  90. compatible = "phytec,pcm030-audio-fabric";
  91. asoc-platform = <&audioplatform>;
  92. };
  93. };