t1023si-post.dtsi 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436
  1. /*
  2. * T1023 Silicon/SoC Device Tree Source (post include)
  3. *
  4. * Copyright 2014 Freescale Semiconductor Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  24. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  27. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  30. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33. */
  34. #include <dt-bindings/thermal/thermal.h>
  35. &ifc {
  36. #address-cells = <2>;
  37. #size-cells = <1>;
  38. compatible = "fsl,ifc", "simple-bus";
  39. interrupts = <25 2 0 0>;
  40. };
  41. &pci0 {
  42. compatible = "fsl,t1023-pcie", "fsl,qoriq-pcie-v2.4", "fsl,qoriq-pcie";
  43. device_type = "pci";
  44. #size-cells = <2>;
  45. #address-cells = <3>;
  46. bus-range = <0x0 0xff>;
  47. interrupts = <20 2 0 0>;
  48. fsl,iommu-parent = <&pamu0>;
  49. pcie@0 {
  50. reg = <0 0 0 0 0>;
  51. #interrupt-cells = <1>;
  52. #size-cells = <2>;
  53. #address-cells = <3>;
  54. device_type = "pci";
  55. interrupts = <20 2 0 0>;
  56. interrupt-map-mask = <0xf800 0 0 7>;
  57. interrupt-map = <
  58. /* IDSEL 0x0 */
  59. 0000 0 0 1 &mpic 40 1 0 0
  60. 0000 0 0 2 &mpic 1 1 0 0
  61. 0000 0 0 3 &mpic 2 1 0 0
  62. 0000 0 0 4 &mpic 3 1 0 0
  63. >;
  64. };
  65. };
  66. &pci1 {
  67. compatible = "fsl,t1023-pcie", "fsl,qoriq-pcie-v2.4", "fsl,qoriq-pcie";
  68. device_type = "pci";
  69. #size-cells = <2>;
  70. #address-cells = <3>;
  71. bus-range = <0 0xff>;
  72. interrupts = <21 2 0 0>;
  73. fsl,iommu-parent = <&pamu0>;
  74. pcie@0 {
  75. reg = <0 0 0 0 0>;
  76. #interrupt-cells = <1>;
  77. #size-cells = <2>;
  78. #address-cells = <3>;
  79. device_type = "pci";
  80. interrupts = <21 2 0 0>;
  81. interrupt-map-mask = <0xf800 0 0 7>;
  82. interrupt-map = <
  83. /* IDSEL 0x0 */
  84. 0000 0 0 1 &mpic 41 1 0 0
  85. 0000 0 0 2 &mpic 5 1 0 0
  86. 0000 0 0 3 &mpic 6 1 0 0
  87. 0000 0 0 4 &mpic 7 1 0 0
  88. >;
  89. };
  90. };
  91. &pci2 {
  92. compatible = "fsl,t1023-pcie", "fsl,qoriq-pcie-v2.4", "fsl,qoriq-pcie";
  93. device_type = "pci";
  94. #size-cells = <2>;
  95. #address-cells = <3>;
  96. bus-range = <0x0 0xff>;
  97. interrupts = <22 2 0 0>;
  98. fsl,iommu-parent = <&pamu0>;
  99. pcie@0 {
  100. reg = <0 0 0 0 0>;
  101. #interrupt-cells = <1>;
  102. #size-cells = <2>;
  103. #address-cells = <3>;
  104. device_type = "pci";
  105. interrupts = <22 2 0 0>;
  106. interrupt-map-mask = <0xf800 0 0 7>;
  107. interrupt-map = <
  108. /* IDSEL 0x0 */
  109. 0000 0 0 1 &mpic 42 1 0 0
  110. 0000 0 0 2 &mpic 9 1 0 0
  111. 0000 0 0 3 &mpic 10 1 0 0
  112. 0000 0 0 4 &mpic 11 1 0 0
  113. >;
  114. };
  115. };
  116. &dcsr {
  117. #address-cells = <1>;
  118. #size-cells = <1>;
  119. compatible = "fsl,dcsr", "simple-bus";
  120. dcsr-epu@0 {
  121. compatible = "fsl,t1023-dcsr-epu", "fsl,dcsr-epu";
  122. interrupts = <52 2 0 0
  123. 84 2 0 0
  124. 85 2 0 0>;
  125. reg = <0x0 0x1000>;
  126. };
  127. dcsr-npc {
  128. compatible = "fsl,t1023-dcsr-cnpc", "fsl,dcsr-cnpc";
  129. reg = <0x1000 0x1000 0x1002000 0x10000>;
  130. };
  131. dcsr-nxc@2000 {
  132. compatible = "fsl,dcsr-nxc";
  133. reg = <0x2000 0x1000>;
  134. };
  135. dcsr-corenet {
  136. compatible = "fsl,dcsr-corenet";
  137. reg = <0x8000 0x1000 0x1A000 0x1000>;
  138. };
  139. dcsr-ocn@11000 {
  140. compatible = "fsl,t1023-dcsr-ocn", "fsl,dcsr-ocn";
  141. reg = <0x11000 0x1000>;
  142. };
  143. dcsr-ddr@12000 {
  144. compatible = "fsl,dcsr-ddr";
  145. dev-handle = <&ddr1>;
  146. reg = <0x12000 0x1000>;
  147. };
  148. dcsr-nal@18000 {
  149. compatible = "fsl,t1023-dcsr-nal", "fsl,dcsr-nal";
  150. reg = <0x18000 0x1000>;
  151. };
  152. dcsr-rcpm@22000 {
  153. compatible = "fsl,t1023-dcsr-rcpm", "fsl,dcsr-rcpm";
  154. reg = <0x22000 0x1000>;
  155. };
  156. dcsr-snpc@30000 {
  157. compatible = "fsl,t1023-dcsr-snpc", "fsl,dcsr-snpc";
  158. reg = <0x30000 0x1000 0x1022000 0x10000>;
  159. };
  160. dcsr-snpc@31000 {
  161. compatible = "fsl,t1023-dcsr-snpc", "fsl,dcsr-snpc";
  162. reg = <0x31000 0x1000 0x1042000 0x10000>;
  163. };
  164. dcsr-cpu-sb-proxy@100000 {
  165. compatible = "fsl,dcsr-e5500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
  166. cpu-handle = <&cpu0>;
  167. reg = <0x100000 0x1000 0x101000 0x1000>;
  168. };
  169. dcsr-cpu-sb-proxy@108000 {
  170. compatible = "fsl,dcsr-e5500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
  171. cpu-handle = <&cpu1>;
  172. reg = <0x108000 0x1000 0x109000 0x1000>;
  173. };
  174. };
  175. &soc {
  176. #address-cells = <1>;
  177. #size-cells = <1>;
  178. device_type = "soc";
  179. compatible = "simple-bus";
  180. soc-sram-error {
  181. compatible = "fsl,soc-sram-error";
  182. interrupts = <16 2 1 29>;
  183. };
  184. corenet-law@0 {
  185. compatible = "fsl,corenet-law";
  186. reg = <0x0 0x1000>;
  187. fsl,num-laws = <16>;
  188. };
  189. ddr1: memory-controller@8000 {
  190. compatible = "fsl,qoriq-memory-controller-v5.0",
  191. "fsl,qoriq-memory-controller";
  192. reg = <0x8000 0x1000>;
  193. interrupts = <16 2 1 23>;
  194. };
  195. cpc: l3-cache-controller@10000 {
  196. compatible = "fsl,t1023-l3-cache-controller", "cache";
  197. reg = <0x10000 0x1000>;
  198. interrupts = <16 2 1 27>;
  199. };
  200. corenet-cf@18000 {
  201. compatible = "fsl,corenet2-cf";
  202. reg = <0x18000 0x1000>;
  203. interrupts = <16 2 1 31>;
  204. };
  205. iommu@20000 {
  206. compatible = "fsl,pamu-v1.0", "fsl,pamu";
  207. reg = <0x20000 0x1000>;
  208. ranges = <0 0x20000 0x1000>;
  209. #address-cells = <1>;
  210. #size-cells = <1>;
  211. interrupts = <
  212. 24 2 0 0
  213. 16 2 1 30>;
  214. pamu0: pamu@0 {
  215. reg = <0 0x1000>;
  216. fsl,primary-cache-geometry = <128 1>;
  217. fsl,secondary-cache-geometry = <32 2>;
  218. };
  219. };
  220. /include/ "qoriq-mpic.dtsi"
  221. guts: global-utilities@e0000 {
  222. compatible = "fsl,t1023-device-config", "fsl,qoriq-device-config-2.0";
  223. reg = <0xe0000 0xe00>;
  224. fsl,has-rstcr;
  225. fsl,liodn-bits = <12>;
  226. };
  227. /include/ "qoriq-clockgen2.dtsi"
  228. global-utilities@e1000 {
  229. compatible = "fsl,t1023-clockgen", "fsl,qoriq-clockgen-2.0";
  230. mux0: mux0@0 {
  231. #clock-cells = <0>;
  232. reg = <0x0 4>;
  233. compatible = "fsl,core-mux-clock";
  234. clocks = <&pll0 0>, <&pll0 1>;
  235. clock-names = "pll0_0", "pll0_1";
  236. clock-output-names = "cmux0";
  237. };
  238. mux1: mux1@20 {
  239. #clock-cells = <0>;
  240. reg = <0x20 4>;
  241. compatible = "fsl,core-mux-clock";
  242. clocks = <&pll0 0>, <&pll0 1>;
  243. clock-names = "pll0_0", "pll0_1";
  244. clock-output-names = "cmux1";
  245. };
  246. };
  247. rcpm: global-utilities@e2000 {
  248. compatible = "fsl,t1023-rcpm", "fsl,qoriq-rcpm-2.1";
  249. reg = <0xe2000 0x1000>;
  250. };
  251. sfp: sfp@e8000 {
  252. compatible = "fsl,t1023-sfp";
  253. reg = <0xe8000 0x1000>;
  254. };
  255. serdes: serdes@ea000 {
  256. compatible = "fsl,t1023-serdes";
  257. reg = <0xea000 0x4000>;
  258. };
  259. tmu: tmu@f0000 {
  260. compatible = "fsl,qoriq-tmu";
  261. reg = <0xf0000 0x1000>;
  262. interrupts = <18 2 0 0>;
  263. fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x30061>;
  264. fsl,tmu-calibration = <0x00000000 0x0000000f
  265. 0x00000001 0x00000017
  266. 0x00000002 0x0000001e
  267. 0x00000003 0x00000026
  268. 0x00000004 0x0000002e
  269. 0x00000005 0x00000035
  270. 0x00000006 0x0000003d
  271. 0x00000007 0x00000044
  272. 0x00000008 0x0000004c
  273. 0x00000009 0x00000053
  274. 0x0000000a 0x0000005b
  275. 0x0000000b 0x00000064
  276. 0x00010000 0x00000011
  277. 0x00010001 0x0000001c
  278. 0x00010002 0x00000024
  279. 0x00010003 0x0000002b
  280. 0x00010004 0x00000034
  281. 0x00010005 0x00000039
  282. 0x00010006 0x00000042
  283. 0x00010007 0x0000004c
  284. 0x00010008 0x00000051
  285. 0x00010009 0x0000005a
  286. 0x0001000a 0x00000063
  287. 0x00020000 0x00000013
  288. 0x00020001 0x00000019
  289. 0x00020002 0x00000024
  290. 0x00020003 0x0000002c
  291. 0x00020004 0x00000035
  292. 0x00020005 0x0000003d
  293. 0x00020006 0x00000046
  294. 0x00020007 0x00000050
  295. 0x00020008 0x00000059
  296. 0x00030000 0x00000002
  297. 0x00030001 0x0000000d
  298. 0x00030002 0x00000019
  299. 0x00030003 0x00000024>;
  300. #thermal-sensor-cells = <0>;
  301. };
  302. thermal-zones {
  303. cpu_thermal: cpu-thermal {
  304. polling-delay-passive = <1000>;
  305. polling-delay = <5000>;
  306. thermal-sensors = <&tmu>;
  307. trips {
  308. cpu_alert: cpu-alert {
  309. temperature = <85000>;
  310. hysteresis = <2000>;
  311. type = "passive";
  312. };
  313. cpu_crit: cpu-crit {
  314. temperature = <95000>;
  315. hysteresis = <2000>;
  316. type = "critical";
  317. };
  318. };
  319. cooling-maps {
  320. map0 {
  321. trip = <&cpu_alert>;
  322. cooling-device =
  323. <&cpu0 THERMAL_NO_LIMIT
  324. THERMAL_NO_LIMIT>;
  325. };
  326. map1 {
  327. trip = <&cpu_alert>;
  328. cooling-device =
  329. <&cpu1 THERMAL_NO_LIMIT
  330. THERMAL_NO_LIMIT>;
  331. };
  332. };
  333. };
  334. };
  335. scfg: global-utilities@fc000 {
  336. compatible = "fsl,t1023-scfg";
  337. reg = <0xfc000 0x1000>;
  338. };
  339. /include/ "elo3-dma-0.dtsi"
  340. /include/ "elo3-dma-1.dtsi"
  341. /include/ "qoriq-espi-0.dtsi"
  342. spi@110000 {
  343. fsl,espi-num-chipselects = <4>;
  344. };
  345. /include/ "qoriq-esdhc-0.dtsi"
  346. sdhc@114000 {
  347. compatible = "fsl,t1023-esdhc", "fsl,esdhc";
  348. fsl,iommu-parent = <&pamu0>;
  349. fsl,liodn-reg = <&guts 0x530>; /* eSDHCLIODNR */
  350. sdhci,auto-cmd12;
  351. no-1-8-v;
  352. };
  353. /include/ "qoriq-i2c-0.dtsi"
  354. /include/ "qoriq-i2c-1.dtsi"
  355. /include/ "qoriq-duart-0.dtsi"
  356. /include/ "qoriq-duart-1.dtsi"
  357. /include/ "qoriq-gpio-0.dtsi"
  358. /include/ "qoriq-gpio-1.dtsi"
  359. /include/ "qoriq-gpio-2.dtsi"
  360. /include/ "qoriq-gpio-3.dtsi"
  361. /include/ "qoriq-usb2-mph-0.dtsi"
  362. usb0: usb@210000 {
  363. compatible = "fsl-usb2-mph-v2.5", "fsl-usb2-mph";
  364. fsl,iommu-parent = <&pamu0>;
  365. fsl,liodn-reg = <&guts 0x520>; /* USB1LIODNR */
  366. phy_type = "utmi";
  367. port0;
  368. };
  369. /include/ "qoriq-usb2-dr-0.dtsi"
  370. usb1: usb@211000 {
  371. compatible = "fsl-usb2-dr-v2.5", "fsl-usb2-dr";
  372. fsl,iommu-parent = <&pamu0>;
  373. fsl,liodn-reg = <&guts 0x524>; /* USB2LIODNR */
  374. dr_mode = "host";
  375. phy_type = "utmi";
  376. };
  377. /include/ "qoriq-sata2-0.dtsi"
  378. sata@220000 {
  379. fsl,iommu-parent = <&pamu0>;
  380. fsl,liodn-reg = <&guts 0x550>; /* SATA1LIODNR */
  381. };
  382. /include/ "qoriq-sec5.0-0.dtsi"
  383. /include/ "qoriq-fman3l-0.dtsi"
  384. /include/ "qoriq-fman3-0-10g-0-best-effort.dtsi"
  385. /include/ "qoriq-fman3-0-1g-1.dtsi"
  386. /include/ "qoriq-fman3-0-1g-2.dtsi"
  387. /include/ "qoriq-fman3-0-1g-3.dtsi"
  388. fman@400000 {
  389. enet0: ethernet@e0000 {
  390. };
  391. enet1: ethernet@e2000 {
  392. };
  393. enet2: ethernet@e4000 {
  394. };
  395. enet3: ethernet@e6000 {
  396. };
  397. };
  398. };