p1022rdk.dts 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. * P1022 RDK 32-bit Physical Address Map Device Tree Source
  3. *
  4. * Copyright 2012 Freescale Semiconductor Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
  24. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  27. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  30. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33. */
  34. /include/ "p1022si-pre.dtsi"
  35. / {
  36. model = "fsl,P1022RDK";
  37. compatible = "fsl,P1022RDK";
  38. memory {
  39. device_type = "memory";
  40. };
  41. board_lbc: lbc: localbus@ffe05000 {
  42. /* The P1022 RDK does not have any localbus devices */
  43. status = "disabled";
  44. };
  45. board_soc: soc: soc@ffe00000 {
  46. ranges = <0x0 0x0 0xffe00000 0x100000>;
  47. i2c@3100 {
  48. wm8960:codec@1a {
  49. compatible = "wlf,wm8960";
  50. reg = <0x1a>;
  51. /* MCLK source is a stand-alone oscillator */
  52. clock-frequency = <12288000>;
  53. };
  54. rtc@68 {
  55. compatible = "st,m41t62";
  56. reg = <0x68>;
  57. };
  58. adt7461@4c{
  59. compatible = "adi,adt7461";
  60. reg = <0x4c>;
  61. };
  62. zl6100@21{
  63. compatible = "isil,zl6100";
  64. reg = <0x21>;
  65. };
  66. zl6100@24{
  67. compatible = "isil,zl6100";
  68. reg = <0x24>;
  69. };
  70. zl6100@26{
  71. compatible = "isil,zl6100";
  72. reg = <0x26>;
  73. };
  74. zl6100@29{
  75. compatible = "isil,zl6100";
  76. reg = <0x29>;
  77. };
  78. };
  79. spi@7000 {
  80. flash@0 {
  81. #address-cells = <1>;
  82. #size-cells = <1>;
  83. compatible = "spansion,m25p80", "jedec,spi-nor";
  84. reg = <0>;
  85. spi-max-frequency = <1000000>;
  86. partition@0 {
  87. label = "full-spi-flash";
  88. reg = <0x00000000 0x00100000>;
  89. };
  90. };
  91. };
  92. ssi@15000 {
  93. fsl,mode = "i2s-slave";
  94. codec-handle = <&wm8960>;
  95. };
  96. usb@22000 {
  97. phy_type = "ulpi";
  98. };
  99. usb@23000 {
  100. phy_type = "ulpi";
  101. };
  102. mdio@24000 {
  103. phy0: ethernet-phy@0 {
  104. interrupts = <3 1 0 0>;
  105. reg = <0x1>;
  106. };
  107. phy1: ethernet-phy@1 {
  108. interrupts = <9 1 0 0>;
  109. reg = <0x2>;
  110. };
  111. };
  112. mdio@25000 {
  113. tbi0: tbi-phy@11 {
  114. reg = <0x11>;
  115. device_type = "tbi-phy";
  116. };
  117. };
  118. ethernet@b0000 {
  119. phy-handle = <&phy0>;
  120. phy-connection-type = "rgmii-id";
  121. };
  122. ethernet@b1000 {
  123. phy-handle = <&phy1>;
  124. tbi-handle = <&tbi0>;
  125. phy-connection-type = "sgmii";
  126. };
  127. };
  128. pci0: pcie@ffe09000 {
  129. ranges = <0x2000000 0x0 0xe0000000 0 0xa0000000 0x0 0x20000000
  130. 0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
  131. reg = <0x0 0xffe09000 0 0x1000>;
  132. pcie@0 {
  133. ranges = <0x2000000 0x0 0xe0000000
  134. 0x2000000 0x0 0xe0000000
  135. 0x0 0x20000000
  136. 0x1000000 0x0 0x0
  137. 0x1000000 0x0 0x0
  138. 0x0 0x100000>;
  139. };
  140. };
  141. pci1: pcie@ffe0a000 {
  142. ranges = <0x2000000 0x0 0xe0000000 0 0xc0000000 0x0 0x20000000
  143. 0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
  144. reg = <0 0xffe0a000 0 0x1000>;
  145. pcie@0 {
  146. ranges = <0x2000000 0x0 0xe0000000
  147. 0x2000000 0x0 0xe0000000
  148. 0x0 0x20000000
  149. 0x1000000 0x0 0x0
  150. 0x1000000 0x0 0x0
  151. 0x0 0x100000>;
  152. };
  153. };
  154. pci2: pcie@ffe0b000 {
  155. ranges = <0x2000000 0x0 0xe0000000 0 0x80000000 0x0 0x20000000
  156. 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
  157. reg = <0 0xffe0b000 0 0x1000>;
  158. pcie@0 {
  159. ranges = <0x2000000 0x0 0xe0000000
  160. 0x2000000 0x0 0xe0000000
  161. 0x0 0x20000000
  162. 0x1000000 0x0 0x0
  163. 0x1000000 0x0 0x0
  164. 0x0 0x100000>;
  165. };
  166. };
  167. };
  168. /include/ "p1022si-post.dtsi"