mpc8572ds_36b.dts 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /*
  2. * MPC8572DS Device Tree Source (36-bit address map)
  3. *
  4. * Copyright 2007-2009 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /include/ "mpc8572si-pre.dtsi"
  12. / {
  13. model = "fsl,MPC8572DS";
  14. compatible = "fsl,MPC8572DS";
  15. memory {
  16. device_type = "memory";
  17. };
  18. board_lbc: lbc: localbus@fffe05000 {
  19. reg = <0xf 0xffe05000 0 0x1000>;
  20. ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
  21. 0x1 0x0 0xf 0xe0000000 0x08000000
  22. 0x2 0x0 0xf 0xffa00000 0x00040000
  23. 0x3 0x0 0xf 0xffdf0000 0x00008000
  24. 0x4 0x0 0xf 0xffa40000 0x00040000
  25. 0x5 0x0 0xf 0xffa80000 0x00040000
  26. 0x6 0x0 0xf 0xffac0000 0x00040000>;
  27. };
  28. board_soc: soc: soc8572@fffe00000 {
  29. ranges = <0x0 0xf 0xffe00000 0x100000>;
  30. };
  31. board_pci0: pci0: pcie@fffe08000 {
  32. reg = <0xf 0xffe08000 0 0x1000>;
  33. ranges = <0x2000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000
  34. 0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x00010000>;
  35. pcie@0 {
  36. ranges = <0x2000000 0x0 0xe0000000
  37. 0x2000000 0x0 0xe0000000
  38. 0x0 0x20000000
  39. 0x1000000 0x0 0x0
  40. 0x1000000 0x0 0x0
  41. 0x0 0x10000>;
  42. };
  43. };
  44. pci1: pcie@fffe09000 {
  45. reg = <0xf 0xffe09000 0 0x1000>;
  46. ranges = <0x2000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
  47. 0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x00010000>;
  48. pcie@0 {
  49. ranges = <0x2000000 0x0 0xe0000000
  50. 0x2000000 0x0 0xe0000000
  51. 0x0 0x20000000
  52. 0x1000000 0x0 0x0
  53. 0x1000000 0x0 0x0
  54. 0x0 0x10000>;
  55. };
  56. };
  57. pci2: pcie@fffe0a000 {
  58. reg = <0xf 0xffe0a000 0 0x1000>;
  59. ranges = <0x2000000 0x0 0xe0000000 0xc 0x40000000 0x0 0x20000000
  60. 0x1000000 0x0 0x00000000 0xf 0xffc20000 0x0 0x00010000>;
  61. pcie@0 {
  62. ranges = <0x2000000 0x0 0xe0000000
  63. 0x2000000 0x0 0xe0000000
  64. 0x0 0x20000000
  65. 0x1000000 0x0 0x0
  66. 0x1000000 0x0 0x0
  67. 0x0 0x10000>;
  68. };
  69. };
  70. };
  71. /*
  72. * mpc8572ds.dtsi must be last to ensure board_pci0 overrides pci0 settings
  73. * for interrupt-map & interrupt-map-mask
  74. */
  75. /include/ "mpc8572si-post.dtsi"
  76. /include/ "mpc8572ds.dtsi"