mpc8536ds_36b.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110
  1. /*
  2. * MPC8536DS Device Tree Source (36-bit address map)
  3. *
  4. * Copyright 2008-2009, 2011 Freescale Semiconductor, Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /include/ "mpc8536si-pre.dtsi"
  12. / {
  13. model = "fsl,mpc8536ds";
  14. compatible = "fsl,mpc8536ds";
  15. cpus {
  16. #cpus = <1>;
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8536@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. next-level-cache = <&L2>;
  23. };
  24. };
  25. memory {
  26. device_type = "memory";
  27. reg = <0 0 0 0>; // Filled by U-Boot
  28. };
  29. lbc: localbus@fffe05000 {
  30. reg = <0xf 0xffe05000 0 0x1000>;
  31. ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
  32. 0x2 0x0 0xf 0xffa00000 0x00040000
  33. 0x3 0x0 0xf 0xffdf0000 0x00008000>;
  34. };
  35. board_soc: soc: soc@fffe00000 {
  36. ranges = <0x0 0xf 0xffe00000 0x100000>;
  37. };
  38. pci0: pci@fffe08000 {
  39. reg = <0xf 0xffe08000 0 0x1000>;
  40. ranges = <0x02000000 0 0xf0000000 0xc 0x00000000 0 0x10000000
  41. 0x01000000 0 0x00000000 0xf 0xffc00000 0 0x00010000>;
  42. clock-frequency = <66666666>;
  43. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  44. interrupt-map = <
  45. /* IDSEL 0x11 J17 Slot 1 */
  46. 0x8800 0 0 1 &mpic 1 1 0 0
  47. 0x8800 0 0 2 &mpic 2 1 0 0
  48. 0x8800 0 0 3 &mpic 3 1 0 0
  49. 0x8800 0 0 4 &mpic 4 1 0 0>;
  50. };
  51. pci1: pcie@fffe09000 {
  52. reg = <0xf 0xffe09000 0 0x1000>;
  53. ranges = <0x02000000 0 0xf8000000 0xc 0x18000000 0 0x08000000
  54. 0x01000000 0 0x00000000 0xf 0xffc20000 0 0x00010000>;
  55. pcie@0 {
  56. ranges = <0x02000000 0 0xf8000000
  57. 0x02000000 0 0xf8000000
  58. 0 0x08000000
  59. 0x01000000 0 0x00000000
  60. 0x01000000 0 0x00000000
  61. 0 0x00010000>;
  62. };
  63. };
  64. pci2: pcie@fffe0a000 {
  65. reg = <0xf 0xffe0a000 0 0x1000>;
  66. ranges = <0x02000000 0 0xf8000000 0xc 0x10000000 0 0x08000000
  67. 0x01000000 0 0x00000000 0xf 0xffc10000 0 0x00010000>;
  68. pcie@0 {
  69. ranges = <0x02000000 0 0xf8000000
  70. 0x02000000 0 0xf8000000
  71. 0 0x08000000
  72. 0x01000000 0 0x00000000
  73. 0x01000000 0 0x00000000
  74. 0 0x00010000>;
  75. };
  76. };
  77. pci3: pcie@fffe0b000 {
  78. reg = <0xf 0xffe0b000 0 0x1000>;
  79. ranges = <0x02000000 0 0xe0000000 0xc 0x20000000 0 0x20000000
  80. 0x01000000 0 0x00000000 0xf 0xffc30000 0 0x00010000>;
  81. pcie@0 {
  82. ranges = <0x02000000 0 0xe0000000
  83. 0x02000000 0 0xe0000000
  84. 0 0x20000000
  85. 0x01000000 0 0x00000000
  86. 0x01000000 0 0x00000000
  87. 0 0x00100000>;
  88. };
  89. };
  90. };
  91. /include/ "mpc8536si-post.dtsi"
  92. /include/ "mpc8536ds.dtsi"