mpc8536ds.dtsi 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /*
  2. * MPC8536DS Device Tree Source stub (no addresses or top-level ranges)
  3. *
  4. * Copyright 2011 Freescale Semiconductor Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  24. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  27. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  30. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33. */
  34. &lbc {
  35. nor@0,0 {
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. compatible = "cfi-flash";
  39. reg = <0x0 0x0 0x8000000>;
  40. bank-width = <2>;
  41. device-width = <1>;
  42. partition@0 {
  43. reg = <0x0 0x03000000>;
  44. label = "ramdisk-nor";
  45. };
  46. partition@3000000 {
  47. reg = <0x03000000 0x00e00000>;
  48. label = "diagnostic-nor";
  49. read-only;
  50. };
  51. partition@3e00000 {
  52. reg = <0x03e00000 0x00200000>;
  53. label = "dink-nor";
  54. read-only;
  55. };
  56. partition@4000000 {
  57. reg = <0x04000000 0x00400000>;
  58. label = "kernel-nor";
  59. };
  60. partition@4400000 {
  61. reg = <0x04400000 0x03b00000>;
  62. label = "fs-nor";
  63. };
  64. partition@7f00000 {
  65. reg = <0x07f00000 0x00080000>;
  66. label = "dtb-nor";
  67. };
  68. partition@7f80000 {
  69. reg = <0x07f80000 0x00080000>;
  70. label = "u-boot-nor";
  71. read-only;
  72. };
  73. };
  74. nand@2,0 {
  75. #address-cells = <1>;
  76. #size-cells = <1>;
  77. compatible = "fsl,mpc8536-fcm-nand",
  78. "fsl,elbc-fcm-nand";
  79. reg = <0x2 0x0 0x40000>;
  80. partition@0 {
  81. reg = <0x0 0x02000000>;
  82. label = "u-boot-nand";
  83. read-only;
  84. };
  85. partition@2000000 {
  86. reg = <0x02000000 0x10000000>;
  87. label = "fs-nand";
  88. };
  89. partition@12000000 {
  90. reg = <0x12000000 0x08000000>;
  91. label = "ramdisk-nand";
  92. };
  93. partition@1a000000 {
  94. reg = <0x1a000000 0x04000000>;
  95. label = "kernel-nand";
  96. };
  97. partition@1e000000 {
  98. reg = <0x1e000000 0x01000000>;
  99. label = "dtb-nand";
  100. };
  101. partition@1f000000 {
  102. reg = <0x1f000000 0x21000000>;
  103. label = "empty-nand";
  104. };
  105. };
  106. board-control@3,0 {
  107. compatible = "fsl,mpc8536ds-fpga-pixis";
  108. reg = <0x3 0x0 0x8000>;
  109. };
  110. };
  111. &board_soc {
  112. i2c@3100 {
  113. rtc@68 {
  114. compatible = "dallas,ds3232";
  115. reg = <0x68>;
  116. interrupts = <0 0x1 0 0>;
  117. };
  118. adt7461@4c {
  119. compatible = "adi,adt7461";
  120. reg = <0x4c>;
  121. };
  122. };
  123. spi@7000 {
  124. flash@0 {
  125. #address-cells = <1>;
  126. #size-cells = <1>;
  127. compatible = "spansion,s25sl12801", "jedec,spi-nor";
  128. reg = <0>;
  129. spi-max-frequency = <40000000>;
  130. partition@u-boot {
  131. label = "u-boot";
  132. reg = <0x00000000 0x00100000>;
  133. read-only;
  134. };
  135. partition@kernel {
  136. label = "kernel";
  137. reg = <0x00100000 0x00500000>;
  138. read-only;
  139. };
  140. partition@dtb {
  141. label = "dtb";
  142. reg = <0x00600000 0x00100000>;
  143. read-only;
  144. };
  145. partition@fs {
  146. label = "file system";
  147. reg = <0x00700000 0x00900000>;
  148. };
  149. };
  150. flash@1 {
  151. compatible = "spansion,s25sl12801", "jedec,spi-nor";
  152. reg = <1>;
  153. spi-max-frequency = <40000000>;
  154. };
  155. flash@2 {
  156. compatible = "spansion,s25sl12801", "jedec,spi-nor";
  157. reg = <2>;
  158. spi-max-frequency = <40000000>;
  159. };
  160. flash@3 {
  161. compatible = "spansion,s25sl12801", "jedec,spi-nor";
  162. reg = <3>;
  163. spi-max-frequency = <40000000>;
  164. };
  165. };
  166. usb@22000 {
  167. phy_type = "ulpi";
  168. };
  169. usb@23000 {
  170. phy_type = "ulpi";
  171. };
  172. enet0: ethernet@24000 {
  173. tbi-handle = <&tbi0>;
  174. phy-handle = <&phy1>;
  175. phy-connection-type = "rgmii-id";
  176. };
  177. mdio@24520 {
  178. phy0: ethernet-phy@0 {
  179. interrupts = <10 0x1 0 0>;
  180. reg = <0>;
  181. };
  182. phy1: ethernet-phy@1 {
  183. interrupts = <10 0x1 0 0>;
  184. reg = <1>;
  185. };
  186. sgmii_phy0: sgmii-phy@0 {
  187. interrupts = <6 1 0 0>;
  188. reg = <0x1d>;
  189. };
  190. sgmii_phy1: sgmii-phy@1 {
  191. interrupts = <6 1 0 0>;
  192. reg = <0x1c>;
  193. };
  194. tbi0: tbi-phy@11 {
  195. reg = <0x11>;
  196. device_type = "tbi-phy";
  197. };
  198. };
  199. enet2: ethernet@26000 {
  200. tbi-handle = <&tbi1>;
  201. phy-handle = <&phy0>;
  202. phy-connection-type = "rgmii-id";
  203. };
  204. mdio@26520 {
  205. #address-cells = <1>;
  206. #size-cells = <0>;
  207. compatible = "fsl,gianfar-tbi";
  208. reg = <0x26520 0x20>;
  209. tbi1: tbi-phy@11 {
  210. reg = <0x11>;
  211. device_type = "tbi-phy";
  212. };
  213. };
  214. usb@2b000 {
  215. dr_mode = "peripheral";
  216. phy_type = "ulpi";
  217. };
  218. };