Home Explore Help
Sign In
phreedom2600net
/
linux-libre
Watch 2
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 0d5005ec5c
Branches Tags
linux-libre
/
arch
/
mips
/
include
/
asm
/
txx9
/
rbtx4939.h

rbtx4939.h 6.2 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143 
  1. /*
    2. 

  2.  * Definitions for RBTX4939
    3. 

  3.  *
    4. 

  4.  * (C) Copyright TOSHIBA CORPORATION 2005-2006
    5. 

  5.  * 2003-2005 (c) MontaVista Software, Inc. This file is licensed under the
    6. 

  6.  * terms of the GNU General Public License version 2. This program is
    7. 

  7.  * licensed "as is" without any warranty of any kind, whether express
    8. 

  8.  * or implied.
    9. 

  9.  */
    10. 

  10. #ifndef __ASM_TXX9_RBTX4939_H
    11. 

  11. #define __ASM_TXX9_RBTX4939_H
    12. 

  12. 

  13. #include <asm/addrspace.h>
    14. 

  14. #include <asm/txx9irq.h>
    15. 

  15. #include <asm/txx9/generic.h>
    16. 

  16. #include <asm/txx9/tx4939.h>
    17. 

  17. 

  18. /* Address map */
    19. 

  19. #define RBTX4939_IOC_REG_ADDR	(IO_BASE + TXX9_CE(1) + 0x00000000)
    20. 

  20. #define RBTX4939_BOARD_REV_ADDR (IO_BASE + TXX9_CE(1) + 0x00000000)
    21. 

  21. #define RBTX4939_IOC_REV_ADDR	(IO_BASE + TXX9_CE(1) + 0x00000002)
    22. 

  22. #define RBTX4939_CONFIG1_ADDR	(IO_BASE + TXX9_CE(1) + 0x00000004)
    23. 

  23. #define RBTX4939_CONFIG2_ADDR	(IO_BASE + TXX9_CE(1) + 0x00000006)
    24. 

  24. #define RBTX4939_CONFIG3_ADDR	(IO_BASE + TXX9_CE(1) + 0x00000008)
    25. 

  25. #define RBTX4939_CONFIG4_ADDR	(IO_BASE + TXX9_CE(1) + 0x0000000a)
    26. 

  26. #define RBTX4939_USTAT_ADDR	(IO_BASE + TXX9_CE(1) + 0x00001000)
    27. 

  27. #define RBTX4939_UDIPSW_ADDR	(IO_BASE + TXX9_CE(1) + 0x00001002)
    28. 

  28. #define RBTX4939_BDIPSW_ADDR	(IO_BASE + TXX9_CE(1) + 0x00001004)
    29. 

  29. #define RBTX4939_IEN_ADDR	(IO_BASE + TXX9_CE(1) + 0x00002000)
    30. 

  30. #define RBTX4939_IPOL_ADDR	(IO_BASE + TXX9_CE(1) + 0x00002002)
    31. 

  31. #define RBTX4939_IFAC1_ADDR	(IO_BASE + TXX9_CE(1) + 0x00002004)
    32. 

  32. #define RBTX4939_IFAC2_ADDR	(IO_BASE + TXX9_CE(1) + 0x00002006)
    33. 

  33. #define RBTX4939_SOFTINT_ADDR	(IO_BASE + TXX9_CE(1) + 0x00003000)
    34. 

  34. #define RBTX4939_ISASTAT_ADDR	(IO_BASE + TXX9_CE(1) + 0x00004000)
    35. 

  35. #define RBTX4939_PCISTAT_ADDR	(IO_BASE + TXX9_CE(1) + 0x00004002)
    36. 

  36. #define RBTX4939_ROME_ADDR	(IO_BASE + TXX9_CE(1) + 0x00004004)
    37. 

  37. #define RBTX4939_SPICS_ADDR	(IO_BASE + TXX9_CE(1) + 0x00004006)
    38. 

  38. #define RBTX4939_AUDI_ADDR	(IO_BASE + TXX9_CE(1) + 0x00004008)
    39. 

  39. #define RBTX4939_ISAGPIO_ADDR	(IO_BASE + TXX9_CE(1) + 0x0000400a)
    40. 

  40. #define RBTX4939_PE1_ADDR	(IO_BASE + TXX9_CE(1) + 0x00005000)
    41. 

  41. #define RBTX4939_PE2_ADDR	(IO_BASE + TXX9_CE(1) + 0x00005002)
    42. 

  42. #define RBTX4939_PE3_ADDR	(IO_BASE + TXX9_CE(1) + 0x00005004)
    43. 

  43. #define RBTX4939_VP_ADDR	(IO_BASE + TXX9_CE(1) + 0x00005006)
    44. 

  44. #define RBTX4939_VPRESET_ADDR	(IO_BASE + TXX9_CE(1) + 0x00005008)
    45. 

  45. #define RBTX4939_VPSOUT_ADDR	(IO_BASE + TXX9_CE(1) + 0x0000500a)
    46. 

  46. #define RBTX4939_VPSIN_ADDR	(IO_BASE + TXX9_CE(1) + 0x0000500c)
    47. 

  47. #define RBTX4939_7SEG_ADDR(s, ch)	\
    48. 

  48. 	(IO_BASE + TXX9_CE(1) + 0x00006000 + (s) * 16 + ((ch) & 3) * 2)
    49. 

  49. #define RBTX4939_SOFTRESET_ADDR (IO_BASE + TXX9_CE(1) + 0x00007000)
    50. 

  50. #define RBTX4939_RESETEN_ADDR	(IO_BASE + TXX9_CE(1) + 0x00007002)
    51. 

  51. #define RBTX4939_RESETSTAT_ADDR (IO_BASE + TXX9_CE(1) + 0x00007004)
    52. 

  52. #define RBTX4939_ETHER_BASE	(IO_BASE + TXX9_CE(1) + 0x00020000)
    53. 

  53. 

  54. /* Ethernet port address */
    55. 

  55. #define RBTX4939_ETHER_ADDR	(RBTX4939_ETHER_BASE + 0x300)
    56. 

  56. 

  57. /* bits for IEN/IPOL/IFAC */
    58. 

  58. #define RBTX4938_INTB_ISA0	0
    59. 

  59. #define RBTX4938_INTB_ISA11	1
    60. 

  60. #define RBTX4938_INTB_ISA12	2
    61. 

  61. #define RBTX4938_INTB_ISA15	3
    62. 

  62. #define RBTX4938_INTB_I2S	4
    63. 

  63. #define RBTX4938_INTB_SW	5
    64. 

  64. #define RBTX4938_INTF_ISA0	(1 << RBTX4938_INTB_ISA0)
    65. 

  65. #define RBTX4938_INTF_ISA11	(1 << RBTX4938_INTB_ISA11)
    66. 

  66. #define RBTX4938_INTF_ISA12	(1 << RBTX4938_INTB_ISA12)
    67. 

  67. #define RBTX4938_INTF_ISA15	(1 << RBTX4938_INTB_ISA15)
    68. 

  68. #define RBTX4938_INTF_I2S	(1 << RBTX4938_INTB_I2S)
    69. 

  69. #define RBTX4938_INTF_SW	(1 << RBTX4938_INTB_SW)
    70. 

  70. 

  71. /* bits for PE1,PE2,PE3 */
    72. 

  72. #define RBTX4939_PE1_ATA(ch)	(0x01 << (ch))
    73. 

  73. #define RBTX4939_PE1_RMII(ch)	(0x04 << (ch))
    74. 

  74. #define RBTX4939_PE2_SIO0	0x01
    75. 

  75. #define RBTX4939_PE2_SIO2	0x02
    76. 

  76. #define RBTX4939_PE2_SIO3	0x04
    77. 

  77. #define RBTX4939_PE2_CIR	0x08
    78. 

  78. #define RBTX4939_PE2_SPI	0x10
    79. 

  79. #define RBTX4939_PE2_GPIO	0x20
    80. 

  80. #define RBTX4939_PE3_VP 0x01
    81. 

  81. #define RBTX4939_PE3_VP_P	0x02
    82. 

  82. #define RBTX4939_PE3_VP_S	0x04
    83. 

  83. 

  84. #define rbtx4939_board_rev_addr ((u8 __iomem *)RBTX4939_BOARD_REV_ADDR)
    85. 

  85. #define rbtx4939_ioc_rev_addr	((u8 __iomem *)RBTX4939_IOC_REV_ADDR)
    86. 

  86. #define rbtx4939_config1_addr	((u8 __iomem *)RBTX4939_CONFIG1_ADDR)
    87. 

  87. #define rbtx4939_config2_addr	((u8 __iomem *)RBTX4939_CONFIG2_ADDR)
    88. 

  88. #define rbtx4939_config3_addr	((u8 __iomem *)RBTX4939_CONFIG3_ADDR)
    89. 

  89. #define rbtx4939_config4_addr	((u8 __iomem *)RBTX4939_CONFIG4_ADDR)
    90. 

  90. #define rbtx4939_ustat_addr	((u8 __iomem *)RBTX4939_USTAT_ADDR)
    91. 

  91. #define rbtx4939_udipsw_addr	((u8 __iomem *)RBTX4939_UDIPSW_ADDR)
    92. 

  92. #define rbtx4939_bdipsw_addr	((u8 __iomem *)RBTX4939_BDIPSW_ADDR)
    93. 

  93. #define rbtx4939_ien_addr	((u8 __iomem *)RBTX4939_IEN_ADDR)
    94. 

  94. #define rbtx4939_ipol_addr	((u8 __iomem *)RBTX4939_IPOL_ADDR)
    95. 

  95. #define rbtx4939_ifac1_addr	((u8 __iomem *)RBTX4939_IFAC1_ADDR)
    96. 

  96. #define rbtx4939_ifac2_addr	((u8 __iomem *)RBTX4939_IFAC2_ADDR)
    97. 

  97. #define rbtx4939_softint_addr	((u8 __iomem *)RBTX4939_SOFTINT_ADDR)
    98. 

  98. #define rbtx4939_isastat_addr	((u8 __iomem *)RBTX4939_ISASTAT_ADDR)
    99. 

  99. #define rbtx4939_pcistat_addr	((u8 __iomem *)RBTX4939_PCISTAT_ADDR)
    100. 

  100. #define rbtx4939_rome_addr	((u8 __iomem *)RBTX4939_ROME_ADDR)
    101. 

  101. #define rbtx4939_spics_addr	((u8 __iomem *)RBTX4939_SPICS_ADDR)
    102. 

  102. #define rbtx4939_audi_addr	((u8 __iomem *)RBTX4939_AUDI_ADDR)
    103. 

  103. #define rbtx4939_isagpio_addr	((u8 __iomem *)RBTX4939_ISAGPIO_ADDR)
    104. 

  104. #define rbtx4939_pe1_addr	((u8 __iomem *)RBTX4939_PE1_ADDR)
    105. 

  105. #define rbtx4939_pe2_addr	((u8 __iomem *)RBTX4939_PE2_ADDR)
    106. 

  106. #define rbtx4939_pe3_addr	((u8 __iomem *)RBTX4939_PE3_ADDR)
    107. 

  107. #define rbtx4939_vp_addr	((u8 __iomem *)RBTX4939_VP_ADDR)
    108. 

  108. #define rbtx4939_vpreset_addr	((u8 __iomem *)RBTX4939_VPRESET_ADDR)
    109. 

  109. #define rbtx4939_vpsout_addr	((u8 __iomem *)RBTX4939_VPSOUT_ADDR)
    110. 

  110. #define rbtx4939_vpsin_addr	((u8 __iomem *)RBTX4939_VPSIN_ADDR)
    111. 

  111. #define rbtx4939_7seg_addr(s, ch) \
    112. 

  112. 				((u8 __iomem *)RBTX4939_7SEG_ADDR(s, ch))
    113. 

  113. #define rbtx4939_softreset_addr ((u8 __iomem *)RBTX4939_SOFTRESET_ADDR)
    114. 

  114. #define rbtx4939_reseten_addr	((u8 __iomem *)RBTX4939_RESETEN_ADDR)
    115. 

  115. #define rbtx4939_resetstat_addr ((u8 __iomem *)RBTX4939_RESETSTAT_ADDR)
    116. 

  116. 

  117. /*
    118. 

  118.  * IRQ mappings
    119. 

  119.  */
    120. 

  120. #define RBTX4939_NR_IRQ_IOC	8
    121. 

  121. 

  122. #define RBTX4939_IRQ_IOC	(TXX9_IRQ_BASE + TX4939_NUM_IR)
    123. 

  123. #define RBTX4939_IRQ_END	(RBTX4939_IRQ_IOC + RBTX4939_NR_IRQ_IOC)
    124. 

  124. 

  125. /* IOC (ISA, etc) */
    126. 

  126. #define RBTX4939_IRQ_IOCINT	(TXX9_IRQ_BASE + TX4939_IR_INT(0))
    127. 

  127. /* Onboard 10M Ether */
    128. 

  128. #define RBTX4939_IRQ_ETHER	(TXX9_IRQ_BASE + TX4939_IR_INT(1))
    129. 

  129. 

  130. void rbtx4939_prom_init(void);
    131. 

  131. void rbtx4939_irq_setup(void);
    132. 

  132. 

  133. struct mtd_partition;
    134. 

  134. struct map_info;
    135. 

  135. struct rbtx4939_flash_data {
    136. 

  136. 	unsigned int width;
    137. 

  137. 	unsigned int nr_parts;
    138. 

  138. 	struct mtd_partition *parts;
    139. 

  139. 	void (*map_init)(struct map_info *map);
    140. 

  140. };
    141. 

  141. 

  142. #endif /* __ASM_TXX9_RBTX4939_H */
    143. 

  143.