bf537.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * System MMR Register and memory map for ADSP-BF537
  3. *
  4. * Copyright 2005-2008 Analog Devices Inc.
  5. *
  6. * Licensed under the GPL-2 or later.
  7. */
  8. #ifndef __MACH_BF537_H__
  9. #define __MACH_BF537_H__
  10. #define OFFSET_(x) ((x) & 0x0000FFFF)
  11. /*some misc defines*/
  12. #define IMASK_IVG15 0x8000
  13. #define IMASK_IVG14 0x4000
  14. #define IMASK_IVG13 0x2000
  15. #define IMASK_IVG12 0x1000
  16. #define IMASK_IVG11 0x0800
  17. #define IMASK_IVG10 0x0400
  18. #define IMASK_IVG9 0x0200
  19. #define IMASK_IVG8 0x0100
  20. #define IMASK_IVG7 0x0080
  21. #define IMASK_IVGTMR 0x0040
  22. #define IMASK_IVGHW 0x0020
  23. /***************************/
  24. #define BFIN_DSUBBANKS 4
  25. #define BFIN_DWAYS 2
  26. #define BFIN_DLINES 64
  27. #define BFIN_ISUBBANKS 4
  28. #define BFIN_IWAYS 4
  29. #define BFIN_ILINES 32
  30. #define WAY0_L 0x1
  31. #define WAY1_L 0x2
  32. #define WAY01_L 0x3
  33. #define WAY2_L 0x4
  34. #define WAY02_L 0x5
  35. #define WAY12_L 0x6
  36. #define WAY012_L 0x7
  37. #define WAY3_L 0x8
  38. #define WAY03_L 0x9
  39. #define WAY13_L 0xA
  40. #define WAY013_L 0xB
  41. #define WAY32_L 0xC
  42. #define WAY320_L 0xD
  43. #define WAY321_L 0xE
  44. #define WAYALL_L 0xF
  45. #define DMC_ENABLE (2<<2) /*yes, 2, not 1 */
  46. /********************************* EBIU Settings ************************************/
  47. #define AMBCTL0VAL ((CONFIG_BANK_1 << 16) | CONFIG_BANK_0)
  48. #define AMBCTL1VAL ((CONFIG_BANK_3 << 16) | CONFIG_BANK_2)
  49. #ifdef CONFIG_C_AMBEN_ALL
  50. #define V_AMBEN AMBEN_ALL
  51. #endif
  52. #ifdef CONFIG_C_AMBEN
  53. #define V_AMBEN 0x0
  54. #endif
  55. #ifdef CONFIG_C_AMBEN_B0
  56. #define V_AMBEN AMBEN_B0
  57. #endif
  58. #ifdef CONFIG_C_AMBEN_B0_B1
  59. #define V_AMBEN AMBEN_B0_B1
  60. #endif
  61. #ifdef CONFIG_C_AMBEN_B0_B1_B2
  62. #define V_AMBEN AMBEN_B0_B1_B2
  63. #endif
  64. #ifdef CONFIG_C_AMCKEN
  65. #define V_AMCKEN AMCKEN
  66. #else
  67. #define V_AMCKEN 0x0
  68. #endif
  69. #ifdef CONFIG_C_CDPRIO
  70. #define V_CDPRIO 0x100
  71. #else
  72. #define V_CDPRIO 0x0
  73. #endif
  74. #define AMGCTLVAL (V_AMBEN | V_AMCKEN | V_CDPRIO)
  75. #ifdef CONFIG_BF537
  76. #define CPU "BF537"
  77. #define CPUID 0x27c8
  78. #endif
  79. #ifdef CONFIG_BF536
  80. #define CPU "BF536"
  81. #define CPUID 0x27c8
  82. #endif
  83. #ifdef CONFIG_BF534
  84. #define CPU "BF534"
  85. #define CPUID 0x27c6
  86. #endif
  87. #ifndef CPU
  88. #error "Unknown CPU type - This kernel doesn't seem to be configured properly"
  89. #endif
  90. #endif /* __MACH_BF537_H__ */