osiris.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /*
  2. * Copyright 2005 Simtec Electronics
  3. * http://www.simtec.co.uk/products/
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * OSIRIS - CPLD control constants
  7. * OSIRIS - Memory map definitions
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #ifndef __MACH_S3C24XX_OSIRIS_H
  14. #define __MACH_S3C24XX_OSIRIS_H __FILE__
  15. /* CTRL0 - NAND WP control */
  16. #define OSIRIS_CTRL0_NANDSEL (0x3)
  17. #define OSIRIS_CTRL0_BOOT_INT (1<<3)
  18. #define OSIRIS_CTRL0_PCMCIA (1<<4)
  19. #define OSIRIS_CTRL0_FIX8 (1<<5)
  20. #define OSIRIS_CTRL0_PCMCIA_nWAIT (1<<6)
  21. #define OSIRIS_CTRL0_PCMCIA_nIOIS16 (1<<7)
  22. #define OSIRIS_CTRL1_FIX8 (1<<0)
  23. #define OSIRIS_ID_REVMASK (0x7)
  24. /* start peripherals off after the S3C2410 */
  25. #define OSIRIS_IOADDR(x) (S3C2410_ADDR((x) + 0x04000000))
  26. #define OSIRIS_PA_CPLD (S3C2410_CS1 | (1<<26))
  27. /* we put the CPLD registers next, to get them out of the way */
  28. #define OSIRIS_VA_CTRL0 OSIRIS_IOADDR(0x00000000)
  29. #define OSIRIS_PA_CTRL0 (OSIRIS_PA_CPLD)
  30. #define OSIRIS_VA_CTRL1 OSIRIS_IOADDR(0x00100000)
  31. #define OSIRIS_PA_CTRL1 (OSIRIS_PA_CPLD + (1<<23))
  32. #define OSIRIS_VA_CTRL2 OSIRIS_IOADDR(0x00200000)
  33. #define OSIRIS_PA_CTRL2 (OSIRIS_PA_CPLD + (2<<23))
  34. #define OSIRIS_VA_CTRL3 OSIRIS_IOADDR(0x00300000)
  35. #define OSIRIS_PA_CTRL3 (OSIRIS_PA_CPLD + (2<<23))
  36. #define OSIRIS_VA_IDREG OSIRIS_IOADDR(0x00700000)
  37. #define OSIRIS_PA_IDREG (OSIRIS_PA_CPLD + (7<<23))
  38. #endif /* __MACH_S3C24XX_OSIRIS_H */