irq-pm.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /* linux/arch/arm/plat-s3c24xx/irq-om.c
  2. *
  3. * Copyright (c) 2003-2004 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. * http://armlinux.simtec.co.uk/
  6. *
  7. * S3C24XX - IRQ PM code
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/init.h>
  14. #include <linux/module.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/irq.h>
  17. #include <linux/syscore_ops.h>
  18. #include <linux/io.h>
  19. #include <plat/cpu.h>
  20. #include <plat/pm.h>
  21. #include <plat/map-base.h>
  22. #include <plat/map-s3c.h>
  23. #include <mach/regs-irq.h>
  24. #include <mach/regs-gpio.h>
  25. #include <mach/pm-core.h>
  26. #include <asm/irq.h>
  27. int s3c_irq_wake(struct irq_data *data, unsigned int state)
  28. {
  29. unsigned long irqbit = 1 << data->hwirq;
  30. if (!(s3c_irqwake_intallow & irqbit))
  31. return -ENOENT;
  32. pr_info("wake %s for hwirq %lu\n",
  33. state ? "enabled" : "disabled", data->hwirq);
  34. if (!state)
  35. s3c_irqwake_intmask |= irqbit;
  36. else
  37. s3c_irqwake_intmask &= ~irqbit;
  38. return 0;
  39. }
  40. static struct sleep_save irq_save[] = {
  41. SAVE_ITEM(S3C2410_INTMSK),
  42. SAVE_ITEM(S3C2410_INTSUBMSK),
  43. };
  44. /* the extint values move between the s3c2410/s3c2440 and the s3c2412
  45. * so we use an array to hold them, and to calculate the address of
  46. * the register at run-time
  47. */
  48. static unsigned long save_extint[3];
  49. static unsigned long save_eintflt[4];
  50. static unsigned long save_eintmask;
  51. static int s3c24xx_irq_suspend(void)
  52. {
  53. unsigned int i;
  54. for (i = 0; i < ARRAY_SIZE(save_extint); i++)
  55. save_extint[i] = __raw_readl(S3C24XX_EXTINT0 + (i*4));
  56. for (i = 0; i < ARRAY_SIZE(save_eintflt); i++)
  57. save_eintflt[i] = __raw_readl(S3C24XX_EINFLT0 + (i*4));
  58. s3c_pm_do_save(irq_save, ARRAY_SIZE(irq_save));
  59. save_eintmask = __raw_readl(S3C24XX_EINTMASK);
  60. return 0;
  61. }
  62. static void s3c24xx_irq_resume(void)
  63. {
  64. unsigned int i;
  65. for (i = 0; i < ARRAY_SIZE(save_extint); i++)
  66. __raw_writel(save_extint[i], S3C24XX_EXTINT0 + (i*4));
  67. for (i = 0; i < ARRAY_SIZE(save_eintflt); i++)
  68. __raw_writel(save_eintflt[i], S3C24XX_EINFLT0 + (i*4));
  69. s3c_pm_do_restore(irq_save, ARRAY_SIZE(irq_save));
  70. __raw_writel(save_eintmask, S3C24XX_EINTMASK);
  71. }
  72. struct syscore_ops s3c24xx_irq_syscore_ops = {
  73. .suspend = s3c24xx_irq_suspend,
  74. .resume = s3c24xx_irq_resume,
  75. };
  76. #ifdef CONFIG_CPU_S3C2416
  77. static struct sleep_save s3c2416_irq_save[] = {
  78. SAVE_ITEM(S3C2416_INTMSK2),
  79. };
  80. static int s3c2416_irq_suspend(void)
  81. {
  82. s3c_pm_do_save(s3c2416_irq_save, ARRAY_SIZE(s3c2416_irq_save));
  83. return 0;
  84. }
  85. static void s3c2416_irq_resume(void)
  86. {
  87. s3c_pm_do_restore(s3c2416_irq_save, ARRAY_SIZE(s3c2416_irq_save));
  88. }
  89. struct syscore_ops s3c2416_irq_syscore_ops = {
  90. .suspend = s3c2416_irq_suspend,
  91. .resume = s3c2416_irq_resume,
  92. };
  93. #endif