ptrace.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158
  1. /*
  2. * arch/arm/include/asm/ptrace.h
  3. *
  4. * Copyright (C) 1996-2003 Russell King
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #ifndef _UAPI__ASM_ARM_PTRACE_H
  11. #define _UAPI__ASM_ARM_PTRACE_H
  12. #include <asm/hwcap.h>
  13. #define PTRACE_GETREGS 12
  14. #define PTRACE_SETREGS 13
  15. #define PTRACE_GETFPREGS 14
  16. #define PTRACE_SETFPREGS 15
  17. /* PTRACE_ATTACH is 16 */
  18. /* PTRACE_DETACH is 17 */
  19. #define PTRACE_GETWMMXREGS 18
  20. #define PTRACE_SETWMMXREGS 19
  21. /* 20 is unused */
  22. #define PTRACE_OLDSETOPTIONS 21
  23. #define PTRACE_GET_THREAD_AREA 22
  24. #define PTRACE_SET_SYSCALL 23
  25. /* PTRACE_SYSCALL is 24 */
  26. #define PTRACE_GETCRUNCHREGS 25
  27. #define PTRACE_SETCRUNCHREGS 26
  28. #define PTRACE_GETVFPREGS 27
  29. #define PTRACE_SETVFPREGS 28
  30. #define PTRACE_GETHBPREGS 29
  31. #define PTRACE_SETHBPREGS 30
  32. /*
  33. * PSR bits
  34. * Note on V7M there is no mode contained in the PSR
  35. */
  36. #define USR26_MODE 0x00000000
  37. #define FIQ26_MODE 0x00000001
  38. #define IRQ26_MODE 0x00000002
  39. #define SVC26_MODE 0x00000003
  40. #if defined(__KERNEL__) && defined(CONFIG_CPU_V7M)
  41. /*
  42. * Use 0 here to get code right that creates a userspace
  43. * or kernel space thread.
  44. */
  45. #define USR_MODE 0x00000000
  46. #define SVC_MODE 0x00000000
  47. #else
  48. #define USR_MODE 0x00000010
  49. #define SVC_MODE 0x00000013
  50. #endif
  51. #define FIQ_MODE 0x00000011
  52. #define IRQ_MODE 0x00000012
  53. #define ABT_MODE 0x00000017
  54. #define HYP_MODE 0x0000001a
  55. #define UND_MODE 0x0000001b
  56. #define SYSTEM_MODE 0x0000001f
  57. #define MODE32_BIT 0x00000010
  58. #define MODE_MASK 0x0000001f
  59. #define V4_PSR_T_BIT 0x00000020 /* >= V4T, but not V7M */
  60. #define V7M_PSR_T_BIT 0x01000000
  61. #if defined(__KERNEL__) && defined(CONFIG_CPU_V7M)
  62. #define PSR_T_BIT V7M_PSR_T_BIT
  63. #else
  64. /* for compatibility */
  65. #define PSR_T_BIT V4_PSR_T_BIT
  66. #endif
  67. #define PSR_F_BIT 0x00000040 /* >= V4, but not V7M */
  68. #define PSR_I_BIT 0x00000080 /* >= V4, but not V7M */
  69. #define PSR_A_BIT 0x00000100 /* >= V6, but not V7M */
  70. #define PSR_E_BIT 0x00000200 /* >= V6, but not V7M */
  71. #define PSR_J_BIT 0x01000000 /* >= V5J, but not V7M */
  72. #define PSR_Q_BIT 0x08000000 /* >= V5E, including V7M */
  73. #define PSR_V_BIT 0x10000000
  74. #define PSR_C_BIT 0x20000000
  75. #define PSR_Z_BIT 0x40000000
  76. #define PSR_N_BIT 0x80000000
  77. /*
  78. * Groups of PSR bits
  79. */
  80. #define PSR_f 0xff000000 /* Flags */
  81. #define PSR_s 0x00ff0000 /* Status */
  82. #define PSR_x 0x0000ff00 /* Extension */
  83. #define PSR_c 0x000000ff /* Control */
  84. /*
  85. * ARMv7 groups of PSR bits
  86. */
  87. #define APSR_MASK 0xf80f0000 /* N, Z, C, V, Q and GE flags */
  88. #define PSR_ISET_MASK 0x01000010 /* ISA state (J, T) mask */
  89. #define PSR_IT_MASK 0x0600fc00 /* If-Then execution state mask */
  90. #define PSR_ENDIAN_MASK 0x00000200 /* Endianness state mask */
  91. /*
  92. * Default endianness state
  93. */
  94. #ifdef CONFIG_CPU_ENDIAN_BE8
  95. #define PSR_ENDSTATE PSR_E_BIT
  96. #else
  97. #define PSR_ENDSTATE 0
  98. #endif
  99. /*
  100. * These are 'magic' values for PTRACE_PEEKUSR that return info about where a
  101. * process is located in memory.
  102. */
  103. #define PT_TEXT_ADDR 0x10000
  104. #define PT_DATA_ADDR 0x10004
  105. #define PT_TEXT_END_ADDR 0x10008
  106. #ifndef __ASSEMBLY__
  107. /*
  108. * This struct defines the way the registers are stored on the
  109. * stack during a system call. Note that sizeof(struct pt_regs)
  110. * has to be a multiple of 8.
  111. */
  112. #ifndef __KERNEL__
  113. struct pt_regs {
  114. long uregs[18];
  115. };
  116. #endif /* __KERNEL__ */
  117. #define ARM_cpsr uregs[16]
  118. #define ARM_pc uregs[15]
  119. #define ARM_lr uregs[14]
  120. #define ARM_sp uregs[13]
  121. #define ARM_ip uregs[12]
  122. #define ARM_fp uregs[11]
  123. #define ARM_r10 uregs[10]
  124. #define ARM_r9 uregs[9]
  125. #define ARM_r8 uregs[8]
  126. #define ARM_r7 uregs[7]
  127. #define ARM_r6 uregs[6]
  128. #define ARM_r5 uregs[5]
  129. #define ARM_r4 uregs[4]
  130. #define ARM_r3 uregs[3]
  131. #define ARM_r2 uregs[2]
  132. #define ARM_r1 uregs[1]
  133. #define ARM_r0 uregs[0]
  134. #define ARM_ORIG_r0 uregs[17]
  135. /*
  136. * The size of the user-visible VFP state as seen by PTRACE_GET/SETVFPREGS
  137. * and core dumps.
  138. */
  139. #define ARM_VFPREGS_SIZE ( 32 * 8 /*fpregs*/ + 4 /*fpscr*/ )
  140. #endif /* __ASSEMBLY__ */
  141. #endif /* _UAPI__ASM_ARM_PTRACE_H */