mcip.h 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /*
  2. * ARConnect IP Support (Multi core enabler: Cross core IPI, RTC ...)
  3. *
  4. * Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #ifndef __ASM_MCIP_H
  11. #define __ASM_MCIP_H
  12. #ifdef CONFIG_ISA_ARCV2
  13. #include <asm/arcregs.h>
  14. #define ARC_REG_MCIP_BCR 0x0d0
  15. #define ARC_REG_MCIP_CMD 0x600
  16. #define ARC_REG_MCIP_WDATA 0x601
  17. #define ARC_REG_MCIP_READBACK 0x602
  18. struct mcip_cmd {
  19. #ifdef CONFIG_CPU_BIG_ENDIAN
  20. unsigned int pad:8, param:16, cmd:8;
  21. #else
  22. unsigned int cmd:8, param:16, pad:8;
  23. #endif
  24. #define CMD_INTRPT_GENERATE_IRQ 0x01
  25. #define CMD_INTRPT_GENERATE_ACK 0x02
  26. #define CMD_INTRPT_READ_STATUS 0x03
  27. #define CMD_INTRPT_CHECK_SOURCE 0x04
  28. /* Semaphore Commands */
  29. #define CMD_SEMA_CLAIM_AND_READ 0x11
  30. #define CMD_SEMA_RELEASE 0x12
  31. #define CMD_DEBUG_SET_MASK 0x34
  32. #define CMD_DEBUG_SET_SELECT 0x36
  33. #define CMD_GFRC_READ_LO 0x42
  34. #define CMD_GFRC_READ_HI 0x43
  35. #define CMD_IDU_ENABLE 0x71
  36. #define CMD_IDU_DISABLE 0x72
  37. #define CMD_IDU_SET_MODE 0x74
  38. #define CMD_IDU_SET_DEST 0x76
  39. #define CMD_IDU_SET_MASK 0x7C
  40. #define IDU_M_TRIG_LEVEL 0x0
  41. #define IDU_M_TRIG_EDGE 0x1
  42. #define IDU_M_DISTRI_RR 0x0
  43. #define IDU_M_DISTRI_DEST 0x2
  44. };
  45. struct mcip_bcr {
  46. #ifdef CONFIG_CPU_BIG_ENDIAN
  47. unsigned int pad3:8,
  48. idu:1, llm:1, num_cores:6,
  49. iocoh:1, gfrc:1, dbg:1, pad2:1,
  50. msg:1, sem:1, ipi:1, pad:1,
  51. ver:8;
  52. #else
  53. unsigned int ver:8,
  54. pad:1, ipi:1, sem:1, msg:1,
  55. pad2:1, dbg:1, gfrc:1, iocoh:1,
  56. num_cores:6, llm:1, idu:1,
  57. pad3:8;
  58. #endif
  59. };
  60. /*
  61. * MCIP programming model
  62. *
  63. * - Simple commands write {cmd:8,param:16} to MCIP_CMD aux reg
  64. * (param could be irq, common_irq, core_id ...)
  65. * - More involved commands setup MCIP_WDATA with cmd specific data
  66. * before invoking the simple command
  67. */
  68. static inline void __mcip_cmd(unsigned int cmd, unsigned int param)
  69. {
  70. struct mcip_cmd buf;
  71. buf.pad = 0;
  72. buf.cmd = cmd;
  73. buf.param = param;
  74. WRITE_AUX(ARC_REG_MCIP_CMD, buf);
  75. }
  76. /*
  77. * Setup additional data for a cmd
  78. * Callers need to lock to ensure atomicity
  79. */
  80. static inline void __mcip_cmd_data(unsigned int cmd, unsigned int param,
  81. unsigned int data)
  82. {
  83. write_aux_reg(ARC_REG_MCIP_WDATA, data);
  84. __mcip_cmd(cmd, param);
  85. }
  86. #endif
  87. #endif