primecell.txt 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. * ARM Primecell Peripherals
  2. ARM, Ltd. Primecell peripherals have a standard id register that can be used to
  3. identify the peripheral type, vendor, and revision. This value can be used for
  4. driver matching.
  5. Required properties:
  6. - compatible : should be a specific name for the peripheral and
  7. "arm,primecell". The specific name will match the ARM
  8. engineering name for the logic block in the form: "arm,pl???"
  9. Optional properties:
  10. - arm,primecell-periphid : Value to override the h/w value with
  11. - clocks : From common clock binding. First clock is phandle to clock for apb
  12. pclk. Additional clocks are optional and specific to those peripherals.
  13. - clock-names : From common clock binding. Shall be "apb_pclk" for first clock.
  14. - dmas : From common DMA binding. If present, refers to one or more dma channels.
  15. - dma-names : From common DMA binding, needs to match the 'dmas' property.
  16. Devices with exactly one receive and transmit channel shall name
  17. these "rx" and "tx", respectively.
  18. - pinctrl-<n> : Pinctrl states as described in bindings/pinctrl/pinctrl-bindings.txt
  19. - pinctrl-names : Names corresponding to the numbered pinctrl states
  20. - interrupts : one or more interrupt specifiers
  21. - interrupt-names : names corresponding to the interrupts properties
  22. Example:
  23. serial@fff36000 {
  24. compatible = "arm,pl011", "arm,primecell";
  25. arm,primecell-periphid = <0x00341011>;
  26. clocks = <&pclk>;
  27. clock-names = "apb_pclk";
  28. dmas = <&dma-controller 4>, <&dma-controller 5>;
  29. dma-names = "rx", "tx";
  30. pinctrl-0 = <&uart0_default_mux>, <&uart0_default_mode>;
  31. pinctrl-1 = <&uart0_sleep_mode>;
  32. pinctrl-names = "default","sleep";
  33. interrupts = <0 11 0x4>;
  34. };