l2ecc.txt 383 B

12345678910111213141516
  1. Calxeda Highbank L2 cache ECC
  2. Properties:
  3. - compatible : Should be "calxeda,hb-sregs-l2-ecc"
  4. - reg : Address and size for ECC error interrupt clear registers.
  5. - interrupts : Should be single bit error interrupt, then double bit error
  6. interrupt.
  7. Example:
  8. sregs@fff3c200 {
  9. compatible = "calxeda,hb-sregs-l2-ecc";
  10. reg = <0xfff3c200 0x100>;
  11. interrupts = <0 71 4 0 72 4>;
  12. };