123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201 |
- #define IOASIC_SLOT_0_START 0x000000
- #define IOASIC_SLOT_1_START 0x040000
- #define IOASIC_SLOT_2_START 0x080000
- #define IOASIC_SLOT_3_START 0x0c0000
- #define IOASIC_SLOT_4_START 0x100000
- #define IOASIC_SLOT_5_START 0x140000
- #define IOASIC_SLOT_6_START 0x180000
- #define IOASIC_SLOT_7_START 0x1c0000
- #define IOASIC_SLOT_8_START 0x200000
- #define IOASIC_SLOT_9_START 0x240000
- #define IOASIC_SLOT_10_START 0x280000
- #define IOASIC_SLOT_11_START 0x2c0000
- #define IOASIC_SLOT_12_START 0x300000
- #define IOASIC_SLOT_13_START 0x340000
- #define IOASIC_SLOT_14_START 0x380000
- #define IOASIC_SLOT_15_START 0x3c0000
- #define IOASIC_SLOTS_END 0x3fffff
- #define IOASIC_SCSI_DMAPTR IOASIC_SLOT_1_START+0x000
- #define IOASIC_SCSI_NEXTPTR IOASIC_SLOT_1_START+0x010
- #define IOASIC_LANCE_DMAPTR IOASIC_SLOT_1_START+0x020
- #define IOASIC_SCC_T1_DMAPTR IOASIC_SLOT_1_START+0x030
- #define IOASIC_SCC_R1_DMAPTR IOASIC_SLOT_1_START+0x040
- #define IOASIC_SCC_T2_DMAPTR IOASIC_SLOT_1_START+0x050
- #define IOASIC_SCC_R2_DMAPTR IOASIC_SLOT_1_START+0x060
- #define IOASIC_FLOPPY_DMAPTR IOASIC_SLOT_1_START+0x070
- #define IOASIC_ISDN_X_DMAPTR IOASIC_SLOT_1_START+0x080
- #define IOASIC_ISDN_X_NEXTPTR IOASIC_SLOT_1_START+0x090
- #define IOASIC_ISDN_R_DMAPTR IOASIC_SLOT_1_START+0x0a0
- #define IOASIC_ISDN_R_NEXTPTR IOASIC_SLOT_1_START+0x0b0
- #define IOASIC_BUFF0 IOASIC_SLOT_1_START+0x0c0
- #define IOASIC_BUFF1 IOASIC_SLOT_1_START+0x0d0
- #define IOASIC_BUFF2 IOASIC_SLOT_1_START+0x0e0
- #define IOASIC_BUFF3 IOASIC_SLOT_1_START+0x0f0
- #define IOASIC_CSR IOASIC_SLOT_1_START+0x100
- #define IOASIC_INTR IOASIC_SLOT_1_START+0x110
- #define IOASIC_IMSK IOASIC_SLOT_1_START+0x120
- #define IOASIC_CURADDR IOASIC_SLOT_1_START+0x130
- #define IOASIC_ISDN_X_DATA IOASIC_SLOT_1_START+0x140
- #define IOASIC_ISDN_R_DATA IOASIC_SLOT_1_START+0x150
- #define IOASIC_LANCE_DECODE IOASIC_SLOT_1_START+0x160
- #define IOASIC_SCSI_DECODE IOASIC_SLOT_1_START+0x170
- #define IOASIC_SCC0_DECODE IOASIC_SLOT_1_START+0x180
- #define IOASIC_SCC1_DECODE IOASIC_SLOT_1_START+0x190
- #define IOASIC_FLOPPY_DECODE IOASIC_SLOT_1_START+0x1a0
- #define IOASIC_SCSI_SCR IOASIC_SLOT_1_START+0x1b0
- #define IOASIC_SCSI_SDR0 IOASIC_SLOT_1_START+0x1c0
- #define IOASIC_SCSI_SDR1 IOASIC_SLOT_1_START+0x1d0
- #define IOASIC_CTR IOASIC_SLOT_1_START+0x1e0
- #define IOASIC_CSR_DMAEN_T1 0x80000000
- #define IOASIC_CSR_DMAEN_R1 0x40000000
- #define IOASIC_CSR_DMAEN_T2 0x20000000
- #define IOASIC_CSR_DMAEN_R2 0x10000000
- #define IOASIC_CSR_FASTMODE 0x08000000
- #define IOASIC_CSR_xxx 0x07800000
- #define IOASIC_CSR_DS_xxx 0x0f800000
- #define IOASIC_CSR_FLOPPY_DIR 0x00400000
- #define IOASIC_CSR_DMAEN_FLOPPY 0x00200000
- #define IOASIC_CSR_DMAEN_ISDN_T 0x00100000
- #define IOASIC_CSR_DMAEN_ISDN_R 0x00080000
- #define IOASIC_CSR_SCSI_DIR 0x00040000
- #define IOASIC_CSR_DMAEN_SCSI 0x00020000
- #define IOASIC_CSR_DMAEN_LANCE 0x00010000
- #define IOASIC_CSR_DIAGDN 0x00008000
- #define IOASIC_CSR_TXDIS_2 0x00004000
- #define IOASIC_CSR_TXDIS_1 0x00002000
- #define IOASIC_CSR_ISDN_ENABLE 0x00001000
- #define IOASIC_CSR_SCC_ENABLE 0x00000800
- #define IOASIC_CSR_RTC_ENABLE 0x00000400
- #define IOASIC_CSR_SCSI_ENABLE 0x00000200
- #define IOASIC_CSR_LANCE_ENABLE 0x00000100
- #define IOASIC_INTR_T1_PAGE_END 0x80000000
- #define IOASIC_INTR_T1_READ_E 0x40000000
- #define IOASIC_INTR_R1_HALF_PAGE 0x20000000
- #define IOASIC_INTR_R1_DMA_OVRUN 0x10000000
- #define IOASIC_INTR_T2_PAGE_END 0x08000000
- #define IOASIC_INTR_T2_READ_E 0x04000000
- #define IOASIC_INTR_R2_HALF_PAGE 0x02000000
- #define IOASIC_INTR_R2_DMA_OVRUN 0x01000000
- #define IOASIC_INTR_FLOPPY_DMA_E 0x00800000
- #define IOASIC_INTR_ISDN_TXLOAD 0x00400000
- #define IOASIC_INTR_ISDN_RXLOAD 0x00200000
- #define IOASIC_INTR_ISDN_OVRUN 0x00100000
- #define IOASIC_INTR_SCSI_PTR_LOAD 0x00080000
- #define IOASIC_INTR_SCSI_OVRUN 0x00040000
- #define IOASIC_INTR_SCSI_READ_E 0x00020000
- #define IOASIC_INTR_LANCE_READ_E 0x00010000
- #define IOASIC_INTR_NVR_JUMPER 0x00004000
- #define IOASIC_INTR_ISDN 0x00002000
- #define IOASIC_INTR_NRMOD_JUMPER 0x00000400
- #define IOASIC_INTR_SEC_CON 0x00000200
- #define IOASIC_INTR_SCSI 0x00000200
- #define IOASIC_INTR_LANCE 0x00000100
- #define IOASIC_INTR_SCC_1 0x00000080
- #define IOASIC_INTR_SCC_0 0x00000040
- #define IOASIC_INTR_ALT_CON 0x00000008
- #define IOASIC_INTR_300_OPT1 0x00000008
- #define IOASIC_INTR_300_OPT0 0x00000004
- #define IOASIC_DMA_ADDR(p) \
- ((((p) << 3) & ~0x1f) | (((p) >> 29) & 0x1f))
- #define IOASIC_DMA_BLOCKSIZE 0x1000
- #define IOASIC_SCR_STATUS 0x00000004
- #define IOASIC_SCR_WORD 0x00000003
- #define IOASIC_DECODE_HW_ADDRESS 0x000003f0
- #define IOASIC_DECODE_CHIP_SELECT 0x0000000f
- #define IOASIC_SYS_ETHER_ADDRESS(base) ((base) + IOASIC_SLOT_2_START)
- #define IOASIC_SYS_LANCE(base) ((base) + IOASIC_SLOT_3_START)
|