basys3top_power_routed.rpt 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
  2. -------------------------------------------------------------------------------------------------------------------------------------------------
  3. | Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May 7 15:05:29 MDT 2023
  4. | Date : Thu Jun 8 10:54:21 2023
  5. | Host : DESKTOP-5QEHRRG running 64-bit major release (build 9200)
  6. | Command : report_power -file basys3top_power_routed.rpt -pb basys3top_power_summary_routed.pb -rpx basys3top_power_routed.rpx
  7. | Design : basys3top
  8. | Device : xc7a35tcpg236-1
  9. | Design State : routed
  10. | Grade : commercial
  11. | Process : typical
  12. | Characterization : Production
  13. -------------------------------------------------------------------------------------------------------------------------------------------------
  14. Power Report
  15. Table of Contents
  16. -----------------
  17. 1. Summary
  18. 1.1 On-Chip Components
  19. 1.2 Power Supply Summary
  20. 1.3 Confidence Level
  21. 2. Settings
  22. 2.1 Environment
  23. 2.2 Clock Constraints
  24. 3. Detailed Reports
  25. 3.1 By Hierarchy
  26. 1. Summary
  27. ----------
  28. +--------------------------+--------------+
  29. | Total On-Chip Power (W) | 0.078 |
  30. | Design Power Budget (W) | Unspecified* |
  31. | Power Budget Margin (W) | NA |
  32. | Dynamic (W) | 0.007 |
  33. | Device Static (W) | 0.072 |
  34. | Effective TJA (C/W) | 5.0 |
  35. | Max Ambient (C) | 84.6 |
  36. | Junction Temperature (C) | 25.4 |
  37. | Confidence Level | Medium |
  38. | Setting File | --- |
  39. | Simulation Activity File | --- |
  40. | Design Nets Matched | NA |
  41. +--------------------------+--------------+
  42. * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
  43. 1.1 On-Chip Components
  44. ----------------------
  45. +----------------+-----------+----------+-----------+-----------------+
  46. | On-Chip | Power (W) | Used | Available | Utilization (%) |
  47. +----------------+-----------+----------+-----------+-----------------+
  48. | Clocks | <0.001 | 3 | --- | --- |
  49. | Slice Logic | <0.001 | 30 | --- | --- |
  50. | LUT as Logic | <0.001 | 5 | 20800 | 0.02 |
  51. | CARRY4 | <0.001 | 4 | 8150 | 0.05 |
  52. | Register | <0.001 | 13 | 41600 | 0.03 |
  53. | Others | 0.000 | 4 | --- | --- |
  54. | Signals | <0.001 | 24 | --- | --- |
  55. | I/O | 0.006 | 13 | 106 | 12.26 |
  56. | Static Power | 0.072 | | | |
  57. | Total | 0.078 | | | |
  58. +----------------+-----------+----------+-----------+-----------------+
  59. 1.2 Power Supply Summary
  60. ------------------------
  61. +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
  62. | Source | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A) | Margin (A) |
  63. +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
  64. | Vccint | 1.000 | 0.010 | 0.001 | 0.010 | NA | Unspecified | NA |
  65. | Vccaux | 1.800 | 0.013 | 0.000 | 0.013 | NA | Unspecified | NA |
  66. | Vcco33 | 3.300 | 0.003 | 0.002 | 0.001 | NA | Unspecified | NA |
  67. | Vcco25 | 2.500 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  68. | Vcco18 | 1.800 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  69. | Vcco15 | 1.500 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  70. | Vcco135 | 1.350 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  71. | Vcco12 | 1.200 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  72. | Vccaux_io | 1.800 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  73. | Vccbram | 1.000 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  74. | MGTAVcc | 1.000 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  75. | MGTAVtt | 1.200 | 0.000 | 0.000 | 0.000 | NA | Unspecified | NA |
  76. | Vccadc | 1.800 | 0.020 | 0.000 | 0.020 | NA | Unspecified | NA |
  77. +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
  78. 1.3 Confidence Level
  79. --------------------
  80. +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
  81. | User Input Data | Confidence | Details | Action |
  82. +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
  83. | Design implementation state | High | Design is routed | |
  84. | Clock nodes activity | High | User specified more than 95% of clocks | |
  85. | I/O nodes activity | High | User specified more than 95% of inputs | |
  86. | Internal nodes activity | Medium | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
  87. | Device models | High | Device models are Production | |
  88. | | | | |
  89. | Overall confidence level | Medium | | |
  90. +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
  91. 2. Settings
  92. -----------
  93. 2.1 Environment
  94. ---------------
  95. +-----------------------+--------------------------+
  96. | Ambient Temp (C) | 25.0 |
  97. | ThetaJA (C/W) | 5.0 |
  98. | Airflow (LFM) | 250 |
  99. | Heat Sink | medium (Medium Profile) |
  100. | ThetaSA (C/W) | 4.6 |
  101. | Board Selection | medium (10"x10") |
  102. | # of Board Layers | 12to15 (12 to 15 Layers) |
  103. | Board Temperature (C) | 25.0 |
  104. +-----------------------+--------------------------+
  105. 2.2 Clock Constraints
  106. ---------------------
  107. +-------+--------+-----------------+
  108. | Clock | Domain | Constraint (ns) |
  109. +-------+--------+-----------------+
  110. | clk | clk | 10.0 |
  111. +-------+--------+-----------------+
  112. 3. Detailed Reports
  113. -------------------
  114. 3.1 By Hierarchy
  115. ----------------
  116. +-----------+-----------+
  117. | Name | Power (W) |
  118. +-----------+-----------+
  119. | basys3top | 0.007 |
  120. +-----------+-----------+