pic16f1454sip6.py 3.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. #
  2. # THIS FILE WAS AUTOGENERATED BY makeSip6.py
  3. # Do not edit this file manually. All changes will be lost.
  4. #
  5. """
  6. # TOP2049 Open Source programming suite
  7. #
  8. # Microchip PIC16F1454 SIP6
  9. #
  10. # Copyright (c) 2013 Pavel Stemberk <stemberk@gmail.com>
  11. #
  12. # This program is free software; you can redistribute it and/or modify
  13. # it under the terms of the GNU General Public License as published by
  14. # the Free Software Foundation; either version 2 of the License, or
  15. # (at your option) any later version.
  16. #
  17. # This program is distributed in the hope that it will be useful,
  18. # but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. # GNU General Public License for more details.
  21. #
  22. # You should have received a copy of the GNU General Public License along
  23. # with this program; if not, write to the Free Software Foundation, Inc.,
  24. # 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  25. """
  26. from .microchip8_splittedPMarea_hasResetPC import *
  27. class Chip_Pic16F1454sip6(microchip8_splittedPMarea_hasResetPC):
  28. nLatches = 32
  29. rowSize = 32
  30. nDeviceIdRevisionBits = 0
  31. def __init__(self):
  32. microchip8_splittedPMarea_hasResetPC.__init__(self,
  33. chipPackage = "DIP10",
  34. chipPinVCC = 9,
  35. chipPinsVPP = 10,
  36. chipPinGND = 8,
  37. signature=b"\x43\x27",
  38. flashPageSize=0x2000,
  39. flashPages=1,
  40. eepromPageSize=256,
  41. eepromPages=0,
  42. fuseBytes=4
  43. )
  44. fuseDesc = (
  45. BitDescription(0, "FOSC[0], 0=LP, 100=INTOSC"),
  46. BitDescription(1, "FOSC[1]"),
  47. BitDescription(2, "FOSC[2]"),
  48. BitDescription(3, "WDTE[0], 00=WDT disabled, 11=WDT enabled"),
  49. BitDescription(4, "WDTE[1]"),
  50. BitDescription(5, "nPWRTE"),
  51. BitDescription(6, "MCLRE, 1=nMCLR/Vpp pin is nMCLR, weak pull-up enabled, ignored if LVP=1 "),
  52. BitDescription(7, "nCP 1=program memory code protection is disabled"),
  53. BitDescription(8, "Unused"),
  54. BitDescription(9, "BOREN[0], 00=BOR disabled"),
  55. BitDescription(10, "BOREN[1]"),
  56. BitDescription(11, "nCLKOUTEN, 0=CLKOUT is enabled on CLKOUT pin"),
  57. BitDescription(12, "IESO, 0=Internal/External Switchover mode is disabled"),
  58. BitDescription(13, "FCMEN, 0=Fail-Safe Clock Monitor is disabled"),
  59. BitDescription(14, "NA"),
  60. BitDescription(15, "NA"),
  61. BitDescription(16, "WRT[0], 11=Write protection off"),
  62. BitDescription(17, "WRT[1]"),
  63. BitDescription(18, "Unused"),
  64. BitDescription(19, "Unused"),
  65. BitDescription(20, "CPUDIV[0], 00=No CPU system clock divide"),
  66. BitDescription(21, "CPUDIV[1], 11=CPU system clock divided by 6"),
  67. BitDescription(22, "USBLSCLK, 1 = USB Clock divide-by 8, (48 MHz System input clock expected)"),
  68. BitDescription(23, "PLLMULT, 0=4x PLL Output Frequency is selected"),
  69. BitDescription(24, "PLLEN, 1=PLL enabled"),
  70. BitDescription(25, "STVREN, 1=Stack overflow or underflow will cause a reset"),
  71. BitDescription(26, "BORV"),
  72. BitDescription(27, "nLPBOR, 1=Low-Power BOR is disabled"),
  73. BitDescription(28, "nDEBUG, 0=ICSPCLK and ICSPDAT are dedicated to the debugger"),
  74. BitDescription(29, "LVP 1=Low-voltage programming enabled"),
  75. )
  76. ChipDescription(
  77. Chip_Pic16F1454sip6,
  78. bitfile = "microchip01sip6",
  79. chipID="pic16f1454sip6",
  80. runtimeID = (0xDE05, 0x01),
  81. chipVendors="Microchip",
  82. description = "PIC16F1454, PIC16F1455, PIC16LF1454, PIC16LF1455, - ICD",
  83. packages = (("DIP10", ""), ),
  84. fuseDesc=fuseDesc,
  85. maintainer="Pavel Stemberk <stemberk@gmail.com>",
  86. )