insn_MCR.awl 672 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879
  1. __STWRST
  2. MCRA
  3. SET
  4. MCR(
  5. SET
  6. MCR(
  7. SET
  8. = A 0.0
  9. )MCR
  10. )MCR
  11. MCRD
  12. __ASSERT== A 0.0, 1
  13. __STWRST
  14. MCRA
  15. CLR
  16. MCR(
  17. SET
  18. MCR(
  19. SET
  20. = A 0.0
  21. )MCR
  22. )MCR
  23. MCRD
  24. __ASSERT== A 0.0, 0
  25. __STWRST
  26. MCRD
  27. CLR
  28. MCR(
  29. SET
  30. = A 0.0
  31. )MCR
  32. __ASSERT== A 0.0, 1
  33. __STWRST
  34. SET
  35. = A 0.0
  36. __ASSERT== A 0.0, 1
  37. MCRA
  38. CLR
  39. MCR(
  40. SET
  41. R A 0.0
  42. )MCR
  43. MCRD
  44. __ASSERT== A 0.0, 1
  45. __STWRST
  46. CLR
  47. = A 0.0
  48. __ASSERT== A 0.0, 0
  49. MCRA
  50. CLR
  51. MCR(
  52. SET
  53. S A 0.0
  54. )MCR
  55. MCRD
  56. __ASSERT== A 0.0, 0
  57. __STWRST
  58. L 1
  59. MCRA
  60. CLR
  61. MCR(
  62. T MD 0
  63. )MCR
  64. MCRD
  65. __ASSERT== MD 0, 0
  66. CALL SFC 46 // STOP CPU