cblog02.txt 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. USB
  2. coreboot-4.0-7551-ge420139-dirty Wed Dec 10 16:34:05 GMT 2014 starting...
  3. running main(bist = 0)
  4. WARNING: Ignoring S4-assertion-width violation.
  5. Stepping B3
  6. 2 CPU cores
  7. AMT enabled
  8. capable of DDR2 of 800 MHz or lower
  9. VT-d enabled
  10. GMCH: GS45, using high performance mode by default
  11. TXT enabled
  12. Render frequency: 533 MHz
  13. IGD enabled
  14. PCIe-to-GMCH enabled
  15. GMCH supports DDR3 with 1067 MT or less
  16. GMCH supports FSB with up to 1067 MHz
  17. SMBus controller enabled.
  18. 0:50:b
  19. 2:51:b
  20. DDR mask 5, DDR 3
  21. Bank 0 populated:
  22. Raw card type: F
  23. Row addr bits: 14
  24. Col addr bits: 10
  25. byte width: 1
  26. page size: 1024
  27. banks: 8
  28. ranks: 2
  29. tAAmin: 105
  30. tCKmin: 15
  31. Max clock: 533 MHz
  32. CAS: 0x01c0
  33. Bank 1 populated:
  34. Raw card type: B
  35. Row addr bits: 15
  36. Col addr bits: 10
  37. byte width: 1
  38. page size: 1024
  39. banks: 8
  40. ranks: 1
  41. tAAmin: 105
  42. tCKmin: 12
  43. Max clock: 666 MHz
  44. CAS: 0x07e0
  45. Trying CAS 7, tCK 15.
  46. Found compatible clock / CAS pair: 533 / 7.
  47. Timing values:
  48. tCLK: 15
  49. tRAS: 20
  50. tRP: 7
  51. tRCD: 7
  52. tRFC: 104
  53. tWR: 8
  54. tRD: 11
  55. tRRD: 4
  56. tFAW: 20
  57. tWL: 6
  58. Changing memory frequency: old 3, new 6.
  59. Setting IGD memory frequencies for VCO #1.
  60. Memory configured in dual-channel assymetric mode.
  61. Memory map:
  62. TOM = 384MB
  63. TOLUD = 384MB
  64. TOUUD = 384MB
  65. REMAP: base = 65535MB
  66. limit = 0MB
  67. usedMEsize: 0MB
  68. Performing Jedec initialization at address 0x00000000.
  69. Performing Jedec initialization at address 0x08000000.
  70. Performing Jedec initialization at address 0x10000000.
  71. Final timings for group 0 on channel 0: 6.1.0.3.2
  72. Final timings for group 1 on channel 0: 6.0.2.6.3
  73. Final timings for group 2 on channel 0: 6.1.2.0.1
  74. Final timings for group 3 on channel 0: 6.1.0.7.3
  75. Timing under-/overflow during receive-enable calibration.