aaci.h 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. /*
  2. * linux/sound/arm/aaci.c - ARM PrimeCell AACI PL041 driver
  3. *
  4. * Copyright (C) 2003 Deep Blue Solutions, Ltd, All Rights Reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #ifndef AACI_H
  11. #define AACI_H
  12. /*
  13. * Control and status register offsets
  14. * P39.
  15. */
  16. #define AACI_CSCH1 0x000
  17. #define AACI_CSCH2 0x014
  18. #define AACI_CSCH3 0x028
  19. #define AACI_CSCH4 0x03c
  20. #define AACI_RXCR 0x000 /* 29 bits Control Rx FIFO */
  21. #define AACI_TXCR 0x004 /* 17 bits Control Tx FIFO */
  22. #define AACI_SR 0x008 /* 12 bits Status */
  23. #define AACI_ISR 0x00c /* 7 bits Int Status */
  24. #define AACI_IE 0x010 /* 7 bits Int Enable */
  25. /*
  26. * Other registers
  27. */
  28. #define AACI_SL1RX 0x050
  29. #define AACI_SL1TX 0x054
  30. #define AACI_SL2RX 0x058
  31. #define AACI_SL2TX 0x05c
  32. #define AACI_SL12RX 0x060
  33. #define AACI_SL12TX 0x064
  34. #define AACI_SLFR 0x068 /* slot flags */
  35. #define AACI_SLISTAT 0x06c /* slot interrupt status */
  36. #define AACI_SLIEN 0x070 /* slot interrupt enable */
  37. #define AACI_INTCLR 0x074 /* interrupt clear */
  38. #define AACI_MAINCR 0x078 /* main control */
  39. #define AACI_RESET 0x07c /* reset control */
  40. #define AACI_SYNC 0x080 /* sync control */
  41. #define AACI_ALLINTS 0x084 /* all fifo interrupt status */
  42. #define AACI_MAINFR 0x088 /* main flag register */
  43. #define AACI_DR1 0x090 /* data read/written fifo 1 */
  44. #define AACI_DR2 0x0b0 /* data read/written fifo 2 */
  45. #define AACI_DR3 0x0d0 /* data read/written fifo 3 */
  46. #define AACI_DR4 0x0f0 /* data read/written fifo 4 */
  47. /*
  48. * TX/RX fifo control register (CR). P48
  49. */
  50. #define CR_FEN (1 << 16) /* fifo enable */
  51. #define CR_COMPACT (1 << 15) /* compact mode */
  52. #define CR_SZ16 (0 << 13) /* 16 bits */
  53. #define CR_SZ18 (1 << 13) /* 18 bits */
  54. #define CR_SZ20 (2 << 13) /* 20 bits */
  55. #define CR_SZ12 (3 << 13) /* 12 bits */
  56. #define CR_SL12 (1 << 12)
  57. #define CR_SL11 (1 << 11)
  58. #define CR_SL10 (1 << 10)
  59. #define CR_SL9 (1 << 9)
  60. #define CR_SL8 (1 << 8)
  61. #define CR_SL7 (1 << 7)
  62. #define CR_SL6 (1 << 6)
  63. #define CR_SL5 (1 << 5)
  64. #define CR_SL4 (1 << 4)
  65. #define CR_SL3 (1 << 3)
  66. #define CR_SL2 (1 << 2)
  67. #define CR_SL1 (1 << 1)
  68. #define CR_EN (1 << 0) /* transmit enable */
  69. /*
  70. * status register bits. P49
  71. */
  72. #define SR_RXTOFE (1 << 11) /* rx timeout fifo empty */
  73. #define SR_TXTO (1 << 10) /* rx timeout fifo nonempty */
  74. #define SR_TXU (1 << 9) /* tx underrun */
  75. #define SR_RXO (1 << 8) /* rx overrun */
  76. #define SR_TXB (1 << 7) /* tx busy */
  77. #define SR_RXB (1 << 6) /* rx busy */
  78. #define SR_TXFF (1 << 5) /* tx fifo full */
  79. #define SR_RXFF (1 << 4) /* rx fifo full */
  80. #define SR_TXHE (1 << 3) /* tx fifo half empty */
  81. #define SR_RXHF (1 << 2) /* rx fifo half full */
  82. #define SR_TXFE (1 << 1) /* tx fifo empty */
  83. #define SR_RXFE (1 << 0) /* rx fifo empty */
  84. /*
  85. * interrupt status register bits.
  86. */
  87. #define ISR_RXTOFEINTR (1 << 6) /* rx fifo empty */
  88. #define ISR_URINTR (1 << 5) /* tx underflow */
  89. #define ISR_ORINTR (1 << 4) /* rx overflow */
  90. #define ISR_RXINTR (1 << 3) /* rx fifo */
  91. #define ISR_TXINTR (1 << 2) /* tx fifo intr */
  92. #define ISR_RXTOINTR (1 << 1) /* tx timeout */
  93. #define ISR_TXCINTR (1 << 0) /* tx complete */
  94. /*
  95. * interrupt enable register bits.
  96. */
  97. #define IE_RXTOIE (1 << 6)
  98. #define IE_URIE (1 << 5)
  99. #define IE_ORIE (1 << 4)
  100. #define IE_RXIE (1 << 3)
  101. #define IE_TXIE (1 << 2)
  102. #define IE_RXTIE (1 << 1)
  103. #define IE_TXCIE (1 << 0)
  104. /*
  105. * interrupt status. P51
  106. */
  107. #define ISR_RXTOFE (1 << 6) /* rx timeout fifo empty */
  108. #define ISR_UR (1 << 5) /* tx fifo underrun */
  109. #define ISR_OR (1 << 4) /* rx fifo overrun */
  110. #define ISR_RX (1 << 3) /* rx interrupt status */
  111. #define ISR_TX (1 << 2) /* tx interrupt status */
  112. #define ISR_RXTO (1 << 1) /* rx timeout */
  113. #define ISR_TXC (1 << 0) /* tx complete */
  114. /*
  115. * interrupt enable. P52
  116. */
  117. #define IE_RXTOFE (1 << 6) /* rx timeout fifo empty */
  118. #define IE_UR (1 << 5) /* tx fifo underrun */
  119. #define IE_OR (1 << 4) /* rx fifo overrun */
  120. #define IE_RX (1 << 3) /* rx interrupt status */
  121. #define IE_TX (1 << 2) /* tx interrupt status */
  122. #define IE_RXTO (1 << 1) /* rx timeout */
  123. #define IE_TXC (1 << 0) /* tx complete */
  124. /*
  125. * slot flag register bits. P56
  126. */
  127. #define SLFR_RWIS (1 << 13) /* raw wake-up interrupt status */
  128. #define SLFR_RGPIOINTR (1 << 12) /* raw gpio interrupt */
  129. #define SLFR_12TXE (1 << 11) /* slot 12 tx empty */
  130. #define SLFR_12RXV (1 << 10) /* slot 12 rx valid */
  131. #define SLFR_2TXE (1 << 9) /* slot 2 tx empty */
  132. #define SLFR_2RXV (1 << 8) /* slot 2 rx valid */
  133. #define SLFR_1TXE (1 << 7) /* slot 1 tx empty */
  134. #define SLFR_1RXV (1 << 6) /* slot 1 rx valid */
  135. #define SLFR_12TXB (1 << 5) /* slot 12 tx busy */
  136. #define SLFR_12RXB (1 << 4) /* slot 12 rx busy */
  137. #define SLFR_2TXB (1 << 3) /* slot 2 tx busy */
  138. #define SLFR_2RXB (1 << 2) /* slot 2 rx busy */
  139. #define SLFR_1TXB (1 << 1) /* slot 1 tx busy */
  140. #define SLFR_1RXB (1 << 0) /* slot 1 rx busy */
  141. /*
  142. * Interrupt clear register.
  143. */
  144. #define ICLR_RXTOFEC4 (1 << 12)
  145. #define ICLR_RXTOFEC3 (1 << 11)
  146. #define ICLR_RXTOFEC2 (1 << 10)
  147. #define ICLR_RXTOFEC1 (1 << 9)
  148. #define ICLR_TXUEC4 (1 << 8)
  149. #define ICLR_TXUEC3 (1 << 7)
  150. #define ICLR_TXUEC2 (1 << 6)
  151. #define ICLR_TXUEC1 (1 << 5)
  152. #define ICLR_RXOEC4 (1 << 4)
  153. #define ICLR_RXOEC3 (1 << 3)
  154. #define ICLR_RXOEC2 (1 << 2)
  155. #define ICLR_RXOEC1 (1 << 1)
  156. #define ICLR_WISC (1 << 0)
  157. /*
  158. * Main control register bits. P62
  159. */
  160. #define MAINCR_SCRA(x) ((x) << 10) /* secondary codec reg access */
  161. #define MAINCR_DMAEN (1 << 9) /* dma enable */
  162. #define MAINCR_SL12TXEN (1 << 8) /* slot 12 transmit enable */
  163. #define MAINCR_SL12RXEN (1 << 7) /* slot 12 receive enable */
  164. #define MAINCR_SL2TXEN (1 << 6) /* slot 2 transmit enable */
  165. #define MAINCR_SL2RXEN (1 << 5) /* slot 2 receive enable */
  166. #define MAINCR_SL1TXEN (1 << 4) /* slot 1 transmit enable */
  167. #define MAINCR_SL1RXEN (1 << 3) /* slot 1 receive enable */
  168. #define MAINCR_LPM (1 << 2) /* low power mode */
  169. #define MAINCR_LOOPBK (1 << 1) /* loopback */
  170. #define MAINCR_IE (1 << 0) /* aaci interface enable */
  171. /*
  172. * Reset register bits. P65
  173. */
  174. #define RESET_NRST (1 << 0)
  175. /*
  176. * Sync register bits. P65
  177. */
  178. #define SYNC_FORCE (1 << 0)
  179. /*
  180. * Main flag register bits. P66
  181. */
  182. #define MAINFR_TXB (1 << 1) /* transmit busy */
  183. #define MAINFR_RXB (1 << 0) /* receive busy */
  184. struct aaci_runtime {
  185. void __iomem *base;
  186. void __iomem *fifo;
  187. spinlock_t lock;
  188. struct ac97_pcm *pcm;
  189. int pcm_open;
  190. u32 cr;
  191. struct snd_pcm_substream *substream;
  192. unsigned int period; /* byte size of a "period" */
  193. /*
  194. * PIO support
  195. */
  196. void *start;
  197. void *end;
  198. void *ptr;
  199. int bytes;
  200. unsigned int fifo_bytes;
  201. };
  202. struct aaci {
  203. struct amba_device *dev;
  204. struct snd_card *card;
  205. void __iomem *base;
  206. unsigned int fifo_depth;
  207. unsigned int users;
  208. struct mutex irq_lock;
  209. /* AC'97 */
  210. struct mutex ac97_sem;
  211. struct snd_ac97_bus *ac97_bus;
  212. struct snd_ac97 *ac97;
  213. u32 maincr;
  214. struct aaci_runtime playback;
  215. struct aaci_runtime capture;
  216. struct snd_pcm *pcm;
  217. };
  218. #define ACSTREAM_FRONT 0
  219. #define ACSTREAM_SURROUND 1
  220. #define ACSTREAM_LFE 2
  221. #endif